projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: PPC: booke: standard PPC floating point support
[linux-2.6-block.git] / arch / powerpc / include / asm / cputable.h
CommitLineData
10b35d99
KG		 1#ifndef __ASM_POWERPC_CPUTABLE_H
2#define __ASM_POWERPC_CPUTABLE_H
3
10b35d99
KG		 4#define PPC_FEATURE_32 0x80000000
5#define PPC_FEATURE_64 0x40000000
6#define PPC_FEATURE_601_INSTR 0x20000000
7#define PPC_FEATURE_HAS_ALTIVEC 0x10000000
8#define PPC_FEATURE_HAS_FPU 0x08000000
9#define PPC_FEATURE_HAS_MMU 0x04000000
10#define PPC_FEATURE_HAS_4xxMAC 0x02000000
11#define PPC_FEATURE_UNIFIED_CACHE 0x01000000
12#define PPC_FEATURE_HAS_SPE 0x00800000
13#define PPC_FEATURE_HAS_EFP_SINGLE 0x00400000
14#define PPC_FEATURE_HAS_EFP_DOUBLE 0x00200000
98599013 15#define PPC_FEATURE_NO_TB 0x00100000
a7ddc5e8
PM		 16#define PPC_FEATURE_POWER4 0x00080000
17#define PPC_FEATURE_POWER5 0x00040000
18#define PPC_FEATURE_POWER5_PLUS 0x00020000
19#define PPC_FEATURE_CELL 0x00010000
80f15dc7 20#define PPC_FEATURE_BOOKE 0x00008000
aa5cb021
BH		 21#define PPC_FEATURE_SMT 0x00004000
22#define PPC_FEATURE_ICACHE_SNOOP 0x00002000
03054d51 23#define PPC_FEATURE_ARCH_2_05 0x00001000
b3ebd1d8 24#define PPC_FEATURE_PA6T 0x00000800
974a76f5
PM		 25#define PPC_FEATURE_HAS_DFP 0x00000400
26#define PPC_FEATURE_POWER6_EXT 0x00000200
e952e6c4 27#define PPC_FEATURE_ARCH_2_06 0x00000100
b962ce9d 28#define PPC_FEATURE_HAS_VSX 0x00000080
10b35d99 29
0f473314
NL		 30#define PPC_FEATURE_PSERIES_PERFMON_COMPAT \
31 0x00000040
32
fab5db97
PM		 33#define PPC_FEATURE_TRUE_LE 0x00000002
34#define PPC_FEATURE_PPC_LE 0x00000001
35
10b35d99 36#ifdef __KERNEL__
d1cdcf22
AB		 37
38#include <asm/asm-compat.h>
c5157e58 39#include <asm/feature-fixups.h>
d1cdcf22 40
10b35d99
KG		 41#ifndef __ASSEMBLY__
42
43/* This structure can grow, it's real size is used by head.S code
44 * via the mkdefs mechanism.
45 */
46struct cpu_spec;
10b35d99 47
10b35d99 48typedef void (*cpu_setup_t)(unsigned long offset, struct cpu_spec* spec);
f39b7a55 49typedef void (*cpu_restore_t)(void);
10b35d99 50
32a33994 51enum powerpc_oprofile_type {
7a45fb19
AW		 52 PPC_OPROFILE_INVALID = 0,
53 PPC_OPROFILE_RS64 = 1,
54 PPC_OPROFILE_POWER4 = 2,
55 PPC_OPROFILE_G4 = 3,
39aef685 56 PPC_OPROFILE_FSL_EMB = 4,
18f2190d 57 PPC_OPROFILE_CELL = 5,
25fc530e 58 PPC_OPROFILE_PA6T = 6,
32a33994
AB		 59};
60
1bd2e5ae
OJ		 61enum powerpc_pmc_type {
62 PPC_PMC_DEFAULT = 0,
63 PPC_PMC_IBM = 1,
64 PPC_PMC_PA6T = 2,
b950bdd0 65 PPC_PMC_G4 = 3,
1bd2e5ae
OJ		 66};
67
47c0bd1a
BH		 68struct pt_regs;
69
70extern int machine_check_generic(struct pt_regs *regs);
71extern int machine_check_4xx(struct pt_regs *regs);
72extern int machine_check_440A(struct pt_regs *regs);
fe04b112 73extern int machine_check_e500mc(struct pt_regs *regs);
47c0bd1a
BH		 74extern int machine_check_e500(struct pt_regs *regs);
75extern int machine_check_e200(struct pt_regs *regs);
fc5e7097 76extern int machine_check_47x(struct pt_regs *regs);
47c0bd1a 77
87a72f9e 78/* NOTE WELL: Update identify_cpu() if fields are added or removed! */
10b35d99
KG		 79struct cpu_spec {
80 /* CPU is matched via (PVR & pvr_mask) == pvr_value */
81 unsigned int pvr_mask;
82 unsigned int pvr_value;
83
84 char *cpu_name;
85 unsigned long cpu_features; /* Kernel features */
86 unsigned int cpu_user_features; /* Userland features */
7c03d653 87 unsigned int mmu_features; /* MMU features */
10b35d99
KG		 88
89 /* cache line sizes */
90 unsigned int icache_bsize;
91 unsigned int dcache_bsize;
92
93 /* number of performance monitor counters */
94 unsigned int num_pmcs;
1bd2e5ae 95 enum powerpc_pmc_type pmc_type;
10b35d99
KG		 96
97 /* this is called to initialize various CPU bits like L1 cache,
98 * BHT, SPD, etc... from head.S before branching to identify_machine
99 */
100 cpu_setup_t cpu_setup;
f39b7a55
OJ		 101 /* Used to restore cpu setup on secondary processors and at resume */
102 cpu_restore_t cpu_restore;
10b35d99
KG		 103
104 /* Used by oprofile userspace to select the right counters */
105 char *oprofile_cpu_type;
106
107 /* Processor specific oprofile operations */
32a33994 108 enum powerpc_oprofile_type oprofile_type;
80f15dc7 109
e78dbc80
MN		 110 /* Bit locations inside the mmcra change */
111 unsigned long oprofile_mmcra_sihv;
112 unsigned long oprofile_mmcra_sipr;
113
114 /* Bits to clear during an oprofile exception */
115 unsigned long oprofile_mmcra_clear;
116
80f15dc7
PM		 117 /* Name of processor class, for the ELF AT_PLATFORM entry */
118 char *platform;
47c0bd1a
BH		 119
120 /* Processor specific machine check handling. Return negative
121 * if the error is fatal, 1 if it was fully recovered and 0 to
122 * pass up (not CPU originated) */
123 int (*machine_check)(struct pt_regs *regs);
10b35d99
KG		 124};
125
10b35d99 126extern struct cpu_spec *cur_cpu_spec;
10b35d99 127
42c4aaad
BH		 128extern unsigned int __start___ftr_fixup, __stop___ftr_fixup;
129
974a76f5 130extern struct cpu_spec *identify_cpu(unsigned long offset, unsigned int pvr);
0909c8c2
BH		 131extern void do_feature_fixups(unsigned long value, void *fixup_start,
132 void *fixup_end);
9b6b563c 133
9115d134
NL		 134extern const char *powerpc_base_platform;
135
10b35d99
KG		 136#endif /* __ASSEMBLY__ */
137
138/* CPU kernel features */
139
140/* Retain the 32b definitions all use bottom half of word */
4508dc21 141#define CPU_FTR_COHERENT_ICACHE ASM_CONST(0x0000000000000001)
10b35d99
KG		 142#define CPU_FTR_L2CR ASM_CONST(0x0000000000000002)
143#define CPU_FTR_SPEC7450 ASM_CONST(0x0000000000000004)
144#define CPU_FTR_ALTIVEC ASM_CONST(0x0000000000000008)
145#define CPU_FTR_TAU ASM_CONST(0x0000000000000010)
146#define CPU_FTR_CAN_DOZE ASM_CONST(0x0000000000000020)
147#define CPU_FTR_USE_TB ASM_CONST(0x0000000000000040)
aba11fc5 148#define CPU_FTR_L2CSR ASM_CONST(0x0000000000000080)
10b35d99 149#define CPU_FTR_601 ASM_CONST(0x0000000000000100)
620165f9 150#define CPU_FTR_DBELL ASM_CONST(0x0000000000000200)
10b35d99
KG		 151#define CPU_FTR_CAN_NAP ASM_CONST(0x0000000000000400)
152#define CPU_FTR_L3CR ASM_CONST(0x0000000000000800)
153#define CPU_FTR_L3_DISABLE_NAP ASM_CONST(0x0000000000001000)
154#define CPU_FTR_NAP_DISABLE_L2_PR ASM_CONST(0x0000000000002000)
155#define CPU_FTR_DUAL_PLL_750FX ASM_CONST(0x0000000000004000)
156#define CPU_FTR_NO_DPM ASM_CONST(0x0000000000008000)
c48d0dba 157#define CPU_FTR_476_DD2 ASM_CONST(0x0000000000010000)
10b35d99
KG		 158#define CPU_FTR_NEED_COHERENT ASM_CONST(0x0000000000020000)
159#define CPU_FTR_NO_BTIC ASM_CONST(0x0000000000040000)
d36b4c4f 160#define CPU_FTR_DEBUG_LVL_EXC ASM_CONST(0x0000000000080000)
3d15910b 161#define CPU_FTR_NODSISRALIGN ASM_CONST(0x0000000000100000)
fab5db97
PM		 162#define CPU_FTR_PPC_LE ASM_CONST(0x0000000000200000)
163#define CPU_FTR_REAL_LE ASM_CONST(0x0000000000400000)
aa42c69c 164#define CPU_FTR_FPU_UNAVAILABLE ASM_CONST(0x0000000000800000)
4508dc21 165#define CPU_FTR_UNIFIED_ID_CACHE ASM_CONST(0x0000000001000000)
5e14d21e 166#define CPU_FTR_SPE ASM_CONST(0x0000000002000000)
b64f87c1 167#define CPU_FTR_NEED_PAIRED_STWCX ASM_CONST(0x0000000004000000)
2d1b2027 168#define CPU_FTR_LWSYNC ASM_CONST(0x0000000008000000)
8309ce72 169#define CPU_FTR_NOEXECUTE ASM_CONST(0x0000000010000000)
6d2170be 170#define CPU_FTR_INDEXED_DCR ASM_CONST(0x0000000020000000)
10b35d99 171
3965f8c5
PM		 172/*
173 * Add the 64-bit processor unique features in the top half of the word;
174 * on 32-bit, make the names available but defined to be 0.
175 */
10b35d99 176#ifdef __powerpc64__
3965f8c5 177#define LONG_ASM_CONST(x) ASM_CONST(x)
10b35d99 178#else
3965f8c5 179#define LONG_ASM_CONST(x) 0
10b35d99
KG		 180#endif
181
969391c5
PM		 182#define CPU_FTR_HVMODE LONG_ASM_CONST(0x0000000200000000)
183#define CPU_FTR_ARCH_201 LONG_ASM_CONST(0x0000000400000000)
184#define CPU_FTR_ARCH_206 LONG_ASM_CONST(0x0000000800000000)
48404f2e 185#define CPU_FTR_CFAR LONG_ASM_CONST(0x0000001000000000)
3965f8c5
PM		 186#define CPU_FTR_IABR LONG_ASM_CONST(0x0000002000000000)
187#define CPU_FTR_MMCRA LONG_ASM_CONST(0x0000004000000000)
188#define CPU_FTR_CTRL LONG_ASM_CONST(0x0000008000000000)
189#define CPU_FTR_SMT LONG_ASM_CONST(0x0000010000000000)
3965f8c5
PM		 190#define CPU_FTR_PAUSE_ZERO LONG_ASM_CONST(0x0000200000000000)
191#define CPU_FTR_PURR LONG_ASM_CONST(0x0000400000000000)
859deea9 192#define CPU_FTR_CELL_TB_BUG LONG_ASM_CONST(0x0000800000000000)
974a76f5 193#define CPU_FTR_SPURR LONG_ASM_CONST(0x0001000000000000)
4c198557 194#define CPU_FTR_DSCR LONG_ASM_CONST(0x0002000000000000)
b962ce9d 195#define CPU_FTR_VSX LONG_ASM_CONST(0x0010000000000000)
37907049 196#define CPU_FTR_SAO LONG_ASM_CONST(0x0020000000000000)
2a929436 197#define CPU_FTR_CP_USE_DCBTZ LONG_ASM_CONST(0x0040000000000000)
4ec577a2 198#define CPU_FTR_UNALIGNED_LD_STD LONG_ASM_CONST(0x0080000000000000)
76cbd8a8 199#define CPU_FTR_ASYM_SMT LONG_ASM_CONST(0x0100000000000000)
f89451fb 200#define CPU_FTR_STCX_CHECKS_ADDRESS LONG_ASM_CONST(0x0200000000000000)
64ff3128
AB		 201#define CPU_FTR_POPCNTB LONG_ASM_CONST(0x0400000000000000)
202#define CPU_FTR_POPCNTD LONG_ASM_CONST(0x0800000000000000)
851d2e2f 203#define CPU_FTR_ICSWX LONG_ASM_CONST(0x1000000000000000)
a66086b8 204#define CPU_FTR_VMX_COPY LONG_ASM_CONST(0x2000000000000000)
3965f8c5 205
10b35d99
KG		 206#ifndef __ASSEMBLY__
207
44ae3ab3
ME		 208#define CPU_FTR_PPCAS_ARCH_V2 (CPU_FTR_NOEXECUTE | CPU_FTR_NODSISRALIGN)
209
210#define MMU_FTR_PPCAS_ARCH_V2 (MMU_FTR_SLB | MMU_FTR_TLBIEL | \
211 MMU_FTR_16M_PAGE)
10b35d99
KG		 212
213/* We only set the altivec features if the kernel was compiled with altivec
214 * support
215 */
216#ifdef CONFIG_ALTIVEC
217#define CPU_FTR_ALTIVEC_COMP CPU_FTR_ALTIVEC
218#define PPC_FEATURE_HAS_ALTIVEC_COMP PPC_FEATURE_HAS_ALTIVEC
219#else
220#define CPU_FTR_ALTIVEC_COMP 0
221#define PPC_FEATURE_HAS_ALTIVEC_COMP 0
222#endif
223
b962ce9d
MN		 224/* We only set the VSX features if the kernel was compiled with VSX
225 * support
226 */
227#ifdef CONFIG_VSX
228#define CPU_FTR_VSX_COMP CPU_FTR_VSX
229#define PPC_FEATURE_HAS_VSX_COMP PPC_FEATURE_HAS_VSX
230#else
231#define CPU_FTR_VSX_COMP 0
232#define PPC_FEATURE_HAS_VSX_COMP 0
233#endif
234
5e14d21e
KG		 235/* We only set the spe features if the kernel was compiled with spe
236 * support
237 */
238#ifdef CONFIG_SPE
239#define CPU_FTR_SPE_COMP CPU_FTR_SPE
240#define PPC_FEATURE_HAS_SPE_COMP PPC_FEATURE_HAS_SPE
241#define PPC_FEATURE_HAS_EFP_SINGLE_COMP PPC_FEATURE_HAS_EFP_SINGLE
242#define PPC_FEATURE_HAS_EFP_DOUBLE_COMP PPC_FEATURE_HAS_EFP_DOUBLE
243#else
244#define CPU_FTR_SPE_COMP 0
245#define PPC_FEATURE_HAS_SPE_COMP 0
246#define PPC_FEATURE_HAS_EFP_SINGLE_COMP 0
247#define PPC_FEATURE_HAS_EFP_DOUBLE_COMP 0
248#endif
249
11af1192
SW		 250/* We need to mark all pages as being coherent if we're SMP or we have a
251 * 74[45]x and an MPC107 host bridge. Also 83xx and PowerQUICC II
252 * require it for PCI "streaming/prefetch" to work properly.
c9310920 253 * This is also required by 52xx family.
10b35d99 254 */
1775dbbc 255#if defined(CONFIG_SMP) || defined(CONFIG_MPC10X_BRIDGE) \
c9310920
PZ		 256 || defined(CONFIG_PPC_83xx) || defined(CONFIG_8260) \
257 || defined(CONFIG_PPC_MPC52xx)
10b35d99
KG		 258#define CPU_FTR_COMMON CPU_FTR_NEED_COHERENT
259#else
260#define CPU_FTR_COMMON 0
261#endif
262
263/* The powersave features NAP & DOZE seems to confuse BDI when
264 debugging. So if a BDI is used, disable theses
265 */
266#ifndef CONFIG_BDI_SWITCH
267#define CPU_FTR_MAYBE_CAN_DOZE CPU_FTR_CAN_DOZE
268#define CPU_FTR_MAYBE_CAN_NAP CPU_FTR_CAN_NAP
269#else
270#define CPU_FTR_MAYBE_CAN_DOZE 0
271#define CPU_FTR_MAYBE_CAN_NAP 0
272#endif
273
274#define CLASSIC_PPC (!defined(CONFIG_8xx) && !defined(CONFIG_4xx) && \
275 !defined(CONFIG_POWER3) && !defined(CONFIG_POWER4) && \
276 !defined(CONFIG_BOOKE))
277
7c03d653 278#define CPU_FTRS_PPC601 (CPU_FTR_COMMON | CPU_FTR_601 | \
4508dc21
DG		 279 CPU_FTR_COHERENT_ICACHE | CPU_FTR_UNIFIED_ID_CACHE)
280#define CPU_FTRS_603 (CPU_FTR_COMMON | \
7c92943c 281 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
fab5db97 282 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
4508dc21 283#define CPU_FTRS_604 (CPU_FTR_COMMON | \
7c03d653 284 CPU_FTR_USE_TB | CPU_FTR_PPC_LE)
4508dc21 285#define CPU_FTRS_740_NOTAU (CPU_FTR_COMMON | \
7c92943c 286 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
7c03d653 287 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
4508dc21 288#define CPU_FTRS_740 (CPU_FTR_COMMON | \
7c92943c 289 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
7c03d653 290 CPU_FTR_TAU | CPU_FTR_MAYBE_CAN_NAP | \
fab5db97 291 CPU_FTR_PPC_LE)
4508dc21 292#define CPU_FTRS_750 (CPU_FTR_COMMON | \
7c92943c 293 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
7c03d653 294 CPU_FTR_TAU | CPU_FTR_MAYBE_CAN_NAP | \
fab5db97 295 CPU_FTR_PPC_LE)
7c03d653 296#define CPU_FTRS_750CL (CPU_FTRS_750)
b6f41cc8
JB		 297#define CPU_FTRS_750FX1 (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX | CPU_FTR_NO_DPM)
298#define CPU_FTRS_750FX2 (CPU_FTRS_750 | CPU_FTR_NO_DPM)
7c03d653 299#define CPU_FTRS_750FX (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX)
b6f41cc8 300#define CPU_FTRS_750GX (CPU_FTRS_750FX)
4508dc21 301#define CPU_FTRS_7400_NOTAU (CPU_FTR_COMMON | \
7c92943c 302 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
7c03d653 303 CPU_FTR_ALTIVEC_COMP | \
fab5db97 304 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
4508dc21 305#define CPU_FTRS_7400 (CPU_FTR_COMMON | \
7c92943c 306 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
7c03d653 307 CPU_FTR_TAU | CPU_FTR_ALTIVEC_COMP | \
fab5db97 308 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
4508dc21 309#define CPU_FTRS_7450_20 (CPU_FTR_COMMON | \
7c92943c 310 CPU_FTR_USE_TB | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
7c03d653 311 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \
b64f87c1 312 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
4508dc21 313#define CPU_FTRS_7450_21 (CPU_FTR_COMMON | \
7c92943c
SR		 314 CPU_FTR_USE_TB | \
315 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
7c03d653 316 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \
7c92943c 317 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
b64f87c1 318 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
4508dc21 319#define CPU_FTRS_7450_23 (CPU_FTR_COMMON | \
b64f87c1 320 CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
7c92943c 321 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
7c03d653 322 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \
fab5db97 323 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
4508dc21 324#define CPU_FTRS_7455_1 (CPU_FTR_COMMON | \
b64f87c1 325 CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
7c92943c 326 CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | CPU_FTR_L3CR | \
7c03d653 327 CPU_FTR_SPEC7450 | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
4508dc21 328#define CPU_FTRS_7455_20 (CPU_FTR_COMMON | \
b64f87c1 329 CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
7c92943c 330 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
7c03d653 331 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \
7c92943c 332 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
7c03d653 333 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
4508dc21 334#define CPU_FTRS_7455 (CPU_FTR_COMMON | \
7c92943c
SR		 335 CPU_FTR_USE_TB | \
336 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
7c03d653 337 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
b64f87c1 338 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
4508dc21 339#define CPU_FTRS_7447_10 (CPU_FTR_COMMON | \
7c92943c
SR		 340 CPU_FTR_USE_TB | \
341 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
7c03d653 342 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
b64f87c1
BB		 343 CPU_FTR_NEED_COHERENT | CPU_FTR_NO_BTIC | CPU_FTR_PPC_LE | \
344 CPU_FTR_NEED_PAIRED_STWCX)
4508dc21 345#define CPU_FTRS_7447 (CPU_FTR_COMMON | \
7c92943c
SR		 346 CPU_FTR_USE_TB | \
347 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
7c03d653 348 CPU_FTR_L3CR | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
b64f87c1 349 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
4508dc21 350#define CPU_FTRS_7447A (CPU_FTR_COMMON | \
7c92943c
SR		 351 CPU_FTR_USE_TB | \
352 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
7c03d653 353 CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
b64f87c1 354 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
4508dc21 355#define CPU_FTRS_7448 (CPU_FTR_COMMON | \
3d372548
JY		 356 CPU_FTR_USE_TB | \
357 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
7c03d653 358 CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \
b64f87c1 359 CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
4508dc21 360#define CPU_FTRS_82XX (CPU_FTR_COMMON | \
7c92943c 361 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB)
11af1192 362#define CPU_FTRS_G2_LE (CPU_FTR_COMMON | CPU_FTR_MAYBE_CAN_DOZE | \
7c03d653 363 CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP)
4508dc21 364#define CPU_FTRS_E300 (CPU_FTR_MAYBE_CAN_DOZE | \
7c03d653 365 CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | \
7c92943c 366 CPU_FTR_COMMON)
4508dc21 367#define CPU_FTRS_E300C2 (CPU_FTR_MAYBE_CAN_DOZE | \
7c03d653 368 CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | \
aa42c69c 369 CPU_FTR_COMMON | CPU_FTR_FPU_UNAVAILABLE)
7c03d653 370#define CPU_FTRS_CLASSIC32 (CPU_FTR_COMMON | CPU_FTR_USE_TB)
4508dc21 371#define CPU_FTRS_8XX (CPU_FTR_USE_TB)
8309ce72
BH		 372#define CPU_FTRS_40X (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
373#define CPU_FTRS_44X (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
6d2170be
BH		 374#define CPU_FTRS_440x6 (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE | \
375 CPU_FTR_INDEXED_DCR)
e7f75ad0 376#define CPU_FTRS_47X (CPU_FTRS_440x6)
5e14d21e
KG		 377#define CPU_FTRS_E200 (CPU_FTR_USE_TB | CPU_FTR_SPE_COMP | \
378 CPU_FTR_NODSISRALIGN | CPU_FTR_COHERENT_ICACHE | \
52b066fa
SW		 379 CPU_FTR_UNIFIED_ID_CACHE | CPU_FTR_NOEXECUTE | \
380 CPU_FTR_DEBUG_LVL_EXC)
fc4033b2 381#define CPU_FTRS_E500 (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
8309ce72
BH		 382 CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_NODSISRALIGN | \
383 CPU_FTR_NOEXECUTE)
fc4033b2 384#define CPU_FTRS_E500_2 (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
7c03d653 385 CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | \
8309ce72 386 CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
d51ad915 387#define CPU_FTRS_E500MC (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | \
620165f9 388 CPU_FTR_L2CSR | CPU_FTR_LWSYNC | CPU_FTR_NOEXECUTE | \
52b066fa 389 CPU_FTR_DBELL | CPU_FTR_DEBUG_LVL_EXC)
11ed0db9
KG		 390#define CPU_FTRS_E5500 (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | \
391 CPU_FTR_L2CSR | CPU_FTR_LWSYNC | CPU_FTR_NOEXECUTE | \
d36b4c4f
KG		 392 CPU_FTR_DBELL | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
393 CPU_FTR_DEBUG_LVL_EXC)
10241842
KG		 394#define CPU_FTRS_E6500 (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | \
395 CPU_FTR_L2CSR | CPU_FTR_LWSYNC | CPU_FTR_NOEXECUTE | \
396 CPU_FTR_DBELL | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
397 CPU_FTR_DEBUG_LVL_EXC)
7c92943c 398#define CPU_FTRS_GENERIC_32 (CPU_FTR_COMMON | CPU_FTR_NODSISRALIGN)
0b8e2e13
ME		 399
400/* 64-bit CPUs */
5a0e9b57 401#define CPU_FTRS_POWER3 (CPU_FTR_USE_TB | \
7c03d653 402 CPU_FTR_IABR | CPU_FTR_PPC_LE)
5a0e9b57 403#define CPU_FTRS_RS64 (CPU_FTR_USE_TB | \
7c03d653 404 CPU_FTR_IABR | \
7c92943c 405 CPU_FTR_MMCRA | CPU_FTR_CTRL)
2d1b2027 406#define CPU_FTRS_POWER4 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
7c03d653 407 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
f89451fb
AB		 408 CPU_FTR_MMCRA | CPU_FTR_CP_USE_DCBTZ | \
409 CPU_FTR_STCX_CHECKS_ADDRESS)
2d1b2027 410#define CPU_FTRS_PPC970 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
969391c5 411 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | CPU_FTR_ARCH_201 | \
2a929436 412 CPU_FTR_ALTIVEC_COMP | CPU_FTR_CAN_NAP | CPU_FTR_MMCRA | \
969391c5
PM		 413 CPU_FTR_CP_USE_DCBTZ | CPU_FTR_STCX_CHECKS_ADDRESS | \
414 CPU_FTR_HVMODE)
2d1b2027 415#define CPU_FTRS_POWER5 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
7c03d653 416 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
7c92943c 417 CPU_FTR_MMCRA | CPU_FTR_SMT | \
44ae3ab3
ME		 418 CPU_FTR_COHERENT_ICACHE | CPU_FTR_PURR | \
419 CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB)
2d1b2027 420#define CPU_FTRS_POWER6 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
7c03d653 421 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
03054d51 422 CPU_FTR_MMCRA | CPU_FTR_SMT | \
44ae3ab3 423 CPU_FTR_COHERENT_ICACHE | \
4c198557 424 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
f89451fb 425 CPU_FTR_DSCR | CPU_FTR_UNALIGNED_LD_STD | \
48404f2e 426 CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_CFAR)
2d1b2027 427#define CPU_FTRS_POWER7 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
969391c5 428 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | CPU_FTR_ARCH_206 |\
e952e6c4 429 CPU_FTR_MMCRA | CPU_FTR_SMT | \
44ae3ab3 430 CPU_FTR_COHERENT_ICACHE | \
e952e6c4 431 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
f89451fb 432 CPU_FTR_DSCR | CPU_FTR_SAO | CPU_FTR_ASYM_SMT | \
851d2e2f 433 CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \
a66086b8 434 CPU_FTR_ICSWX | CPU_FTR_CFAR | CPU_FTR_HVMODE | CPU_FTR_VMX_COPY)
2d1b2027 435#define CPU_FTRS_CELL (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
7c03d653 436 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
7c92943c 437 CPU_FTR_ALTIVEC_COMP | CPU_FTR_MMCRA | CPU_FTR_SMT | \
44ae3ab3 438 CPU_FTR_PAUSE_ZERO | CPU_FTR_CELL_TB_BUG | CPU_FTR_CP_USE_DCBTZ | \
4ec577a2 439 CPU_FTR_UNALIGNED_LD_STD)
2d1b2027 440#define CPU_FTRS_PA6T (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
44ae3ab3
ME		 441 CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_ALTIVEC_COMP | \
442 CPU_FTR_PURR | CPU_FTR_REAL_LE)
7c03d653 443#define CPU_FTRS_COMPATIBLE (CPU_FTR_USE_TB | CPU_FTR_PPCAS_ARCH_V2)
10b35d99 444
76b4eda8 445#define CPU_FTRS_A2 (CPU_FTR_USE_TB | CPU_FTR_SMT | CPU_FTR_DBELL | \
fac26ad4 446 CPU_FTR_NOEXECUTE | CPU_FTR_NODSISRALIGN | CPU_FTR_ICSWX)
76b4eda8 447
2406f606 448#ifdef __powerpc64__
11ed0db9 449#ifdef CONFIG_PPC_BOOK3E
10241842 450#define CPU_FTRS_POSSIBLE (CPU_FTRS_E6500 | CPU_FTRS_E5500 | CPU_FTRS_A2)
11ed0db9 451#else
7c92943c
SR		 452#define CPU_FTRS_POSSIBLE \
453 (CPU_FTRS_POWER3 | CPU_FTRS_RS64 | CPU_FTRS_POWER4 | \
03054d51 454 CPU_FTRS_PPC970 | CPU_FTRS_POWER5 | CPU_FTRS_POWER6 | \
e952e6c4 455 CPU_FTRS_POWER7 | CPU_FTRS_CELL | CPU_FTRS_PA6T | \
44ae3ab3 456 CPU_FTR_VSX)
11ed0db9 457#endif
2406f606 458#else
7c92943c
SR		 459enum {
460 CPU_FTRS_POSSIBLE =
10b35d99
KG		 461#if CLASSIC_PPC
462 CPU_FTRS_PPC601 | CPU_FTRS_603 | CPU_FTRS_604 | CPU_FTRS_740_NOTAU |
463 CPU_FTRS_740 | CPU_FTRS_750 | CPU_FTRS_750FX1 |
464 CPU_FTRS_750FX2 | CPU_FTRS_750FX | CPU_FTRS_750GX |
465 CPU_FTRS_7400_NOTAU | CPU_FTRS_7400 | CPU_FTRS_7450_20 |
466 CPU_FTRS_7450_21 | CPU_FTRS_7450_23 | CPU_FTRS_7455_1 |
467 CPU_FTRS_7455_20 | CPU_FTRS_7455 | CPU_FTRS_7447_10 |
468 CPU_FTRS_7447 | CPU_FTRS_7447A | CPU_FTRS_82XX |
aa42c69c
KP		 469 CPU_FTRS_G2_LE | CPU_FTRS_E300 | CPU_FTRS_E300C2 |
470 CPU_FTRS_CLASSIC32 |
10b35d99
KG		 471#else
472 CPU_FTRS_GENERIC_32 |
473#endif
10b35d99
KG		 474#ifdef CONFIG_8xx
475 CPU_FTRS_8XX |
476#endif
477#ifdef CONFIG_40x
478 CPU_FTRS_40X |
479#endif
480#ifdef CONFIG_44x
6d2170be 481 CPU_FTRS_44X | CPU_FTRS_440x6 |
10b35d99 482#endif
e7f75ad0 483#ifdef CONFIG_PPC_47x
c48d0dba 484 CPU_FTRS_47X | CPU_FTR_476_DD2 |
e7f75ad0 485#endif
10b35d99
KG		 486#ifdef CONFIG_E200
487 CPU_FTRS_E200 |
488#endif
489#ifdef CONFIG_E500
06aae867
SW		 490 CPU_FTRS_E500 | CPU_FTRS_E500_2 |
491#endif
492#ifdef CONFIG_PPC_E500MC
493 CPU_FTRS_E500MC | CPU_FTRS_E5500 | CPU_FTRS_E6500 |
10b35d99 494#endif
10b35d99 495 0,
7c92943c
SR		 496};
497#endif /* __powerpc64__ */
10b35d99 498
2406f606 499#ifdef __powerpc64__
11ed0db9 500#ifdef CONFIG_PPC_BOOK3E
10241842 501#define CPU_FTRS_ALWAYS (CPU_FTRS_E6500 & CPU_FTRS_E5500 & CPU_FTRS_A2)
11ed0db9 502#else
7c92943c
SR		 503#define CPU_FTRS_ALWAYS \
504 (CPU_FTRS_POWER3 & CPU_FTRS_RS64 & CPU_FTRS_POWER4 & \
03054d51 505 CPU_FTRS_PPC970 & CPU_FTRS_POWER5 & CPU_FTRS_POWER6 & \
e952e6c4 506 CPU_FTRS_POWER7 & CPU_FTRS_CELL & CPU_FTRS_PA6T & CPU_FTRS_POSSIBLE)
11ed0db9 507#endif
2406f606 508#else
7c92943c
SR		 509enum {
510 CPU_FTRS_ALWAYS =
10b35d99
KG		 511#if CLASSIC_PPC
512 CPU_FTRS_PPC601 & CPU_FTRS_603 & CPU_FTRS_604 & CPU_FTRS_740_NOTAU &
513 CPU_FTRS_740 & CPU_FTRS_750 & CPU_FTRS_750FX1 &
514 CPU_FTRS_750FX2 & CPU_FTRS_750FX & CPU_FTRS_750GX &
515 CPU_FTRS_7400_NOTAU & CPU_FTRS_7400 & CPU_FTRS_7450_20 &
516 CPU_FTRS_7450_21 & CPU_FTRS_7450_23 & CPU_FTRS_7455_1 &
517 CPU_FTRS_7455_20 & CPU_FTRS_7455 & CPU_FTRS_7447_10 &
518 CPU_FTRS_7447 & CPU_FTRS_7447A & CPU_FTRS_82XX &
aa42c69c
KP		 519 CPU_FTRS_G2_LE & CPU_FTRS_E300 & CPU_FTRS_E300C2 &
520 CPU_FTRS_CLASSIC32 &
10b35d99
KG		 521#else
522 CPU_FTRS_GENERIC_32 &
523#endif
10b35d99
KG		 524#ifdef CONFIG_8xx
525 CPU_FTRS_8XX &
526#endif
527#ifdef CONFIG_40x
528 CPU_FTRS_40X &
529#endif
530#ifdef CONFIG_44x
6d2170be 531 CPU_FTRS_44X & CPU_FTRS_440x6 &
10b35d99
KG		 532#endif
533#ifdef CONFIG_E200
534 CPU_FTRS_E200 &
535#endif
536#ifdef CONFIG_E500
06aae867
SW		 537 CPU_FTRS_E500 & CPU_FTRS_E500_2 &
538#endif
539#ifdef CONFIG_PPC_E500MC
540 CPU_FTRS_E500MC & CPU_FTRS_E5500 & CPU_FTRS_E6500 &
10b35d99 541#endif
10b35d99
KG		 542 CPU_FTRS_POSSIBLE,
543};
7c92943c 544#endif /* __powerpc64__ */
10b35d99
KG		 545
546static inline int cpu_has_feature(unsigned long feature)
547{
548 return (CPU_FTRS_ALWAYS & feature) ||
549 (CPU_FTRS_POSSIBLE
10b35d99 550 & cur_cpu_spec->cpu_features
10b35d99
KG		 551 & feature);
552}
553
5aae8a53
P		 554#ifdef CONFIG_HAVE_HW_BREAKPOINT
555#define HBP_NUM 1
556#endif /* CONFIG_HAVE_HW_BREAKPOINT */
557
10b35d99
KG		 558#endif /* !__ASSEMBLY__ */
559
10b35d99
KG		 560#endif /* __KERNEL__ */
561#endif /* __ASM_POWERPC_CPUTABLE_H */
Linux 6.x block layer and io_uring tree(s)