Commit | Line | Data |
---|---|---|
019eee2e HM |
1 | /* |
2 | * Copyright (C) 2004 Florian Schirmer <jolt@tuxbox.org> | |
3 | * Copyright (C) 2006 Felix Fietkau <nbd@openwrt.org> | |
4 | * Copyright (C) 2006 Michael Buesch <m@bues.ch> | |
5 | * Copyright (C) 2010 Waldemar Brodkorb <wbx@openadk.org> | |
6 | * Copyright (C) 2010-2012 Hauke Mehrtens <hauke@hauke-m.de> | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of the GNU General Public License as published by the | |
10 | * Free Software Foundation; either version 2 of the License, or (at your | |
11 | * option) any later version. | |
12 | * | |
13 | * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED | |
14 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF | |
15 | * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN | |
16 | * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, | |
17 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT | |
18 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF | |
19 | * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON | |
20 | * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
21 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF | |
22 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
23 | * | |
24 | * You should have received a copy of the GNU General Public License along | |
25 | * with this program; if not, write to the Free Software Foundation, Inc., | |
26 | * 675 Mass Ave, Cambridge, MA 02139, USA. | |
27 | */ | |
28 | ||
29 | #include <bcm47xx.h> | |
111bd981 | 30 | #include <bcm47xx_nvram.h> |
103c0bf3 HM |
31 | #include <linux/if_ether.h> |
32 | #include <linux/etherdevice.h> | |
019eee2e HM |
33 | |
34 | static void create_key(const char *prefix, const char *postfix, | |
35 | const char *name, char *buf, int len) | |
36 | { | |
37 | if (prefix && postfix) | |
38 | snprintf(buf, len, "%s%s%s", prefix, name, postfix); | |
39 | else if (prefix) | |
40 | snprintf(buf, len, "%s%s", prefix, name); | |
41 | else if (postfix) | |
42 | snprintf(buf, len, "%s%s", name, postfix); | |
43 | else | |
44 | snprintf(buf, len, "%s", name); | |
45 | } | |
46 | ||
b8ebbaff HM |
47 | static int get_nvram_var(const char *prefix, const char *postfix, |
48 | const char *name, char *buf, int len, bool fallback) | |
49 | { | |
50 | char key[40]; | |
51 | int err; | |
52 | ||
53 | create_key(prefix, postfix, name, key, sizeof(key)); | |
54 | ||
111bd981 | 55 | err = bcm47xx_nvram_getenv(key, buf, len); |
ee7e2f3c | 56 | if (fallback && err == -ENOENT && prefix) { |
b8ebbaff | 57 | create_key(NULL, postfix, name, key, sizeof(key)); |
111bd981 | 58 | err = bcm47xx_nvram_getenv(key, buf, len); |
b8ebbaff HM |
59 | } |
60 | return err; | |
61 | } | |
62 | ||
019eee2e HM |
63 | #define NVRAM_READ_VAL(type) \ |
64 | static void nvram_read_ ## type (const char *prefix, \ | |
70342287 RB |
65 | const char *postfix, const char *name, \ |
66 | type *val, type allset, bool fallback) \ | |
019eee2e HM |
67 | { \ |
68 | char buf[100]; \ | |
019eee2e HM |
69 | int err; \ |
70 | type var; \ | |
71 | \ | |
b8ebbaff HM |
72 | err = get_nvram_var(prefix, postfix, name, buf, sizeof(buf), \ |
73 | fallback); \ | |
019eee2e HM |
74 | if (err < 0) \ |
75 | return; \ | |
924ffb7d | 76 | err = kstrto ## type(strim(buf), 0, &var); \ |
019eee2e | 77 | if (err) { \ |
b8ebbaff HM |
78 | pr_warn("can not parse nvram name %s%s%s with value %s got %i\n", \ |
79 | prefix, name, postfix, buf, err); \ | |
019eee2e HM |
80 | return; \ |
81 | } \ | |
82 | if (allset && var == allset) \ | |
83 | return; \ | |
84 | *val = var; \ | |
85 | } | |
86 | ||
87 | NVRAM_READ_VAL(u8) | |
88 | NVRAM_READ_VAL(s8) | |
89 | NVRAM_READ_VAL(u16) | |
90 | NVRAM_READ_VAL(u32) | |
91 | ||
92 | #undef NVRAM_READ_VAL | |
93 | ||
94 | static void nvram_read_u32_2(const char *prefix, const char *name, | |
b8ebbaff | 95 | u16 *val_lo, u16 *val_hi, bool fallback) |
019eee2e HM |
96 | { |
97 | char buf[100]; | |
019eee2e HM |
98 | int err; |
99 | u32 val; | |
100 | ||
b8ebbaff | 101 | err = get_nvram_var(prefix, NULL, name, buf, sizeof(buf), fallback); |
019eee2e HM |
102 | if (err < 0) |
103 | return; | |
924ffb7d | 104 | err = kstrtou32(strim(buf), 0, &val); |
019eee2e | 105 | if (err) { |
b8ebbaff HM |
106 | pr_warn("can not parse nvram name %s%s with value %s got %i\n", |
107 | prefix, name, buf, err); | |
019eee2e HM |
108 | return; |
109 | } | |
110 | *val_lo = (val & 0x0000FFFFU); | |
111 | *val_hi = (val & 0xFFFF0000U) >> 16; | |
112 | } | |
113 | ||
114 | static void nvram_read_leddc(const char *prefix, const char *name, | |
b8ebbaff HM |
115 | u8 *leddc_on_time, u8 *leddc_off_time, |
116 | bool fallback) | |
019eee2e HM |
117 | { |
118 | char buf[100]; | |
019eee2e HM |
119 | int err; |
120 | u32 val; | |
121 | ||
b8ebbaff | 122 | err = get_nvram_var(prefix, NULL, name, buf, sizeof(buf), fallback); |
019eee2e HM |
123 | if (err < 0) |
124 | return; | |
924ffb7d | 125 | err = kstrtou32(strim(buf), 0, &val); |
019eee2e | 126 | if (err) { |
b8ebbaff HM |
127 | pr_warn("can not parse nvram name %s%s with value %s got %i\n", |
128 | prefix, name, buf, err); | |
019eee2e HM |
129 | return; |
130 | } | |
131 | ||
132 | if (val == 0xffff || val == 0xffffffff) | |
133 | return; | |
134 | ||
135 | *leddc_on_time = val & 0xff; | |
136 | *leddc_off_time = (val >> 16) & 0xff; | |
137 | } | |
138 | ||
139 | static void nvram_read_macaddr(const char *prefix, const char *name, | |
710d86f8 | 140 | u8 val[6], bool fallback) |
019eee2e HM |
141 | { |
142 | char buf[100]; | |
019eee2e HM |
143 | int err; |
144 | ||
b8ebbaff | 145 | err = get_nvram_var(prefix, NULL, name, buf, sizeof(buf), fallback); |
019eee2e HM |
146 | if (err < 0) |
147 | return; | |
b8ebbaff | 148 | |
710d86f8 | 149 | bcm47xx_nvram_parse_macaddr(buf, val); |
019eee2e HM |
150 | } |
151 | ||
152 | static void nvram_read_alpha2(const char *prefix, const char *name, | |
710d86f8 | 153 | char val[2], bool fallback) |
019eee2e HM |
154 | { |
155 | char buf[10]; | |
019eee2e HM |
156 | int err; |
157 | ||
b8ebbaff | 158 | err = get_nvram_var(prefix, NULL, name, buf, sizeof(buf), fallback); |
019eee2e HM |
159 | if (err < 0) |
160 | return; | |
161 | if (buf[0] == '0') | |
162 | return; | |
163 | if (strlen(buf) > 2) { | |
b8ebbaff | 164 | pr_warn("alpha2 is too long %s\n", buf); |
019eee2e HM |
165 | return; |
166 | } | |
710d86f8 | 167 | memcpy(val, buf, 2); |
019eee2e HM |
168 | } |
169 | ||
170 | static void bcm47xx_fill_sprom_r1234589(struct ssb_sprom *sprom, | |
b8ebbaff | 171 | const char *prefix, bool fallback) |
019eee2e | 172 | { |
4f4aa2ec | 173 | nvram_read_u16(prefix, NULL, "devid", &sprom->dev_id, 0, fallback); |
b8ebbaff HM |
174 | nvram_read_u8(prefix, NULL, "ledbh0", &sprom->gpio0, 0xff, fallback); |
175 | nvram_read_u8(prefix, NULL, "ledbh1", &sprom->gpio1, 0xff, fallback); | |
176 | nvram_read_u8(prefix, NULL, "ledbh2", &sprom->gpio2, 0xff, fallback); | |
177 | nvram_read_u8(prefix, NULL, "ledbh3", &sprom->gpio3, 0xff, fallback); | |
178 | nvram_read_u8(prefix, NULL, "aa2g", &sprom->ant_available_bg, 0, | |
179 | fallback); | |
180 | nvram_read_u8(prefix, NULL, "aa5g", &sprom->ant_available_a, 0, | |
181 | fallback); | |
182 | nvram_read_s8(prefix, NULL, "ag0", &sprom->antenna_gain.a0, 0, | |
183 | fallback); | |
184 | nvram_read_s8(prefix, NULL, "ag1", &sprom->antenna_gain.a1, 0, | |
185 | fallback); | |
710d86f8 | 186 | nvram_read_alpha2(prefix, "ccode", sprom->alpha2, fallback); |
019eee2e HM |
187 | } |
188 | ||
189 | static void bcm47xx_fill_sprom_r12389(struct ssb_sprom *sprom, | |
b8ebbaff | 190 | const char *prefix, bool fallback) |
019eee2e | 191 | { |
b8ebbaff HM |
192 | nvram_read_u16(prefix, NULL, "pa0b0", &sprom->pa0b0, 0, fallback); |
193 | nvram_read_u16(prefix, NULL, "pa0b1", &sprom->pa0b1, 0, fallback); | |
194 | nvram_read_u16(prefix, NULL, "pa0b2", &sprom->pa0b2, 0, fallback); | |
195 | nvram_read_u8(prefix, NULL, "pa0itssit", &sprom->itssi_bg, 0, fallback); | |
196 | nvram_read_u8(prefix, NULL, "pa0maxpwr", &sprom->maxpwr_bg, 0, | |
197 | fallback); | |
198 | nvram_read_u16(prefix, NULL, "pa1b0", &sprom->pa1b0, 0, fallback); | |
199 | nvram_read_u16(prefix, NULL, "pa1b1", &sprom->pa1b1, 0, fallback); | |
200 | nvram_read_u16(prefix, NULL, "pa1b2", &sprom->pa1b2, 0, fallback); | |
201 | nvram_read_u8(prefix, NULL, "pa1itssit", &sprom->itssi_a, 0, fallback); | |
202 | nvram_read_u8(prefix, NULL, "pa1maxpwr", &sprom->maxpwr_a, 0, fallback); | |
019eee2e HM |
203 | } |
204 | ||
b8ebbaff HM |
205 | static void bcm47xx_fill_sprom_r1(struct ssb_sprom *sprom, const char *prefix, |
206 | bool fallback) | |
019eee2e | 207 | { |
b8ebbaff HM |
208 | nvram_read_u16(prefix, NULL, "boardflags", &sprom->boardflags_lo, 0, |
209 | fallback); | |
210 | nvram_read_u8(prefix, NULL, "cc", &sprom->country_code, 0, fallback); | |
019eee2e HM |
211 | } |
212 | ||
213 | static void bcm47xx_fill_sprom_r2389(struct ssb_sprom *sprom, | |
b8ebbaff | 214 | const char *prefix, bool fallback) |
019eee2e | 215 | { |
b8ebbaff HM |
216 | nvram_read_u8(prefix, NULL, "opo", &sprom->opo, 0, fallback); |
217 | nvram_read_u16(prefix, NULL, "pa1lob0", &sprom->pa1lob0, 0, fallback); | |
218 | nvram_read_u16(prefix, NULL, "pa1lob1", &sprom->pa1lob1, 0, fallback); | |
219 | nvram_read_u16(prefix, NULL, "pa1lob2", &sprom->pa1lob2, 0, fallback); | |
220 | nvram_read_u16(prefix, NULL, "pa1hib0", &sprom->pa1hib0, 0, fallback); | |
221 | nvram_read_u16(prefix, NULL, "pa1hib1", &sprom->pa1hib1, 0, fallback); | |
222 | nvram_read_u16(prefix, NULL, "pa1hib2", &sprom->pa1hib2, 0, fallback); | |
223 | nvram_read_u8(prefix, NULL, "pa1lomaxpwr", &sprom->maxpwr_al, 0, | |
224 | fallback); | |
225 | nvram_read_u8(prefix, NULL, "pa1himaxpwr", &sprom->maxpwr_ah, 0, | |
226 | fallback); | |
019eee2e HM |
227 | } |
228 | ||
b8ebbaff HM |
229 | static void bcm47xx_fill_sprom_r389(struct ssb_sprom *sprom, const char *prefix, |
230 | bool fallback) | |
019eee2e | 231 | { |
b8ebbaff HM |
232 | nvram_read_u8(prefix, NULL, "bxa2g", &sprom->bxa2g, 0, fallback); |
233 | nvram_read_u8(prefix, NULL, "rssisav2g", &sprom->rssisav2g, 0, | |
234 | fallback); | |
235 | nvram_read_u8(prefix, NULL, "rssismc2g", &sprom->rssismc2g, 0, | |
236 | fallback); | |
237 | nvram_read_u8(prefix, NULL, "rssismf2g", &sprom->rssismf2g, 0, | |
238 | fallback); | |
239 | nvram_read_u8(prefix, NULL, "bxa5g", &sprom->bxa5g, 0, fallback); | |
240 | nvram_read_u8(prefix, NULL, "rssisav5g", &sprom->rssisav5g, 0, | |
241 | fallback); | |
242 | nvram_read_u8(prefix, NULL, "rssismc5g", &sprom->rssismc5g, 0, | |
243 | fallback); | |
244 | nvram_read_u8(prefix, NULL, "rssismf5g", &sprom->rssismf5g, 0, | |
245 | fallback); | |
246 | nvram_read_u8(prefix, NULL, "tri2g", &sprom->tri2g, 0, fallback); | |
247 | nvram_read_u8(prefix, NULL, "tri5g", &sprom->tri5g, 0, fallback); | |
248 | nvram_read_u8(prefix, NULL, "tri5gl", &sprom->tri5gl, 0, fallback); | |
249 | nvram_read_u8(prefix, NULL, "tri5gh", &sprom->tri5gh, 0, fallback); | |
250 | nvram_read_s8(prefix, NULL, "rxpo2g", &sprom->rxpo2g, 0, fallback); | |
251 | nvram_read_s8(prefix, NULL, "rxpo5g", &sprom->rxpo5g, 0, fallback); | |
019eee2e HM |
252 | } |
253 | ||
b8ebbaff HM |
254 | static void bcm47xx_fill_sprom_r3(struct ssb_sprom *sprom, const char *prefix, |
255 | bool fallback) | |
019eee2e | 256 | { |
b8ebbaff | 257 | nvram_read_u8(prefix, NULL, "regrev", &sprom->regrev, 0, fallback); |
019eee2e | 258 | nvram_read_leddc(prefix, "leddc", &sprom->leddc_on_time, |
b8ebbaff | 259 | &sprom->leddc_off_time, fallback); |
019eee2e HM |
260 | } |
261 | ||
262 | static void bcm47xx_fill_sprom_r4589(struct ssb_sprom *sprom, | |
b8ebbaff | 263 | const char *prefix, bool fallback) |
019eee2e | 264 | { |
b8ebbaff HM |
265 | nvram_read_u8(prefix, NULL, "regrev", &sprom->regrev, 0, fallback); |
266 | nvram_read_s8(prefix, NULL, "ag2", &sprom->antenna_gain.a2, 0, | |
267 | fallback); | |
268 | nvram_read_s8(prefix, NULL, "ag3", &sprom->antenna_gain.a3, 0, | |
269 | fallback); | |
270 | nvram_read_u8(prefix, NULL, "txchain", &sprom->txchain, 0xf, fallback); | |
271 | nvram_read_u8(prefix, NULL, "rxchain", &sprom->rxchain, 0xf, fallback); | |
272 | nvram_read_u8(prefix, NULL, "antswitch", &sprom->antswitch, 0xff, | |
273 | fallback); | |
019eee2e | 274 | nvram_read_leddc(prefix, "leddc", &sprom->leddc_on_time, |
b8ebbaff | 275 | &sprom->leddc_off_time, fallback); |
019eee2e HM |
276 | } |
277 | ||
b8ebbaff HM |
278 | static void bcm47xx_fill_sprom_r458(struct ssb_sprom *sprom, const char *prefix, |
279 | bool fallback) | |
019eee2e | 280 | { |
b8ebbaff HM |
281 | nvram_read_u16(prefix, NULL, "cck2gpo", &sprom->cck2gpo, 0, fallback); |
282 | nvram_read_u32(prefix, NULL, "ofdm2gpo", &sprom->ofdm2gpo, 0, fallback); | |
283 | nvram_read_u32(prefix, NULL, "ofdm5gpo", &sprom->ofdm5gpo, 0, fallback); | |
284 | nvram_read_u32(prefix, NULL, "ofdm5glpo", &sprom->ofdm5glpo, 0, | |
285 | fallback); | |
286 | nvram_read_u32(prefix, NULL, "ofdm5ghpo", &sprom->ofdm5ghpo, 0, | |
287 | fallback); | |
288 | nvram_read_u16(prefix, NULL, "cddpo", &sprom->cddpo, 0, fallback); | |
289 | nvram_read_u16(prefix, NULL, "stbcpo", &sprom->stbcpo, 0, fallback); | |
290 | nvram_read_u16(prefix, NULL, "bw40po", &sprom->bw40po, 0, fallback); | |
291 | nvram_read_u16(prefix, NULL, "bwduppo", &sprom->bwduppo, 0, fallback); | |
292 | nvram_read_u16(prefix, NULL, "mcs2gpo0", &sprom->mcs2gpo[0], 0, | |
293 | fallback); | |
294 | nvram_read_u16(prefix, NULL, "mcs2gpo1", &sprom->mcs2gpo[1], 0, | |
295 | fallback); | |
296 | nvram_read_u16(prefix, NULL, "mcs2gpo2", &sprom->mcs2gpo[2], 0, | |
297 | fallback); | |
298 | nvram_read_u16(prefix, NULL, "mcs2gpo3", &sprom->mcs2gpo[3], 0, | |
299 | fallback); | |
300 | nvram_read_u16(prefix, NULL, "mcs2gpo4", &sprom->mcs2gpo[4], 0, | |
301 | fallback); | |
302 | nvram_read_u16(prefix, NULL, "mcs2gpo5", &sprom->mcs2gpo[5], 0, | |
303 | fallback); | |
304 | nvram_read_u16(prefix, NULL, "mcs2gpo6", &sprom->mcs2gpo[6], 0, | |
305 | fallback); | |
306 | nvram_read_u16(prefix, NULL, "mcs2gpo7", &sprom->mcs2gpo[7], 0, | |
307 | fallback); | |
308 | nvram_read_u16(prefix, NULL, "mcs5gpo0", &sprom->mcs5gpo[0], 0, | |
309 | fallback); | |
310 | nvram_read_u16(prefix, NULL, "mcs5gpo1", &sprom->mcs5gpo[1], 0, | |
311 | fallback); | |
312 | nvram_read_u16(prefix, NULL, "mcs5gpo2", &sprom->mcs5gpo[2], 0, | |
313 | fallback); | |
314 | nvram_read_u16(prefix, NULL, "mcs5gpo3", &sprom->mcs5gpo[3], 0, | |
315 | fallback); | |
316 | nvram_read_u16(prefix, NULL, "mcs5gpo4", &sprom->mcs5gpo[4], 0, | |
317 | fallback); | |
318 | nvram_read_u16(prefix, NULL, "mcs5gpo5", &sprom->mcs5gpo[5], 0, | |
319 | fallback); | |
320 | nvram_read_u16(prefix, NULL, "mcs5gpo6", &sprom->mcs5gpo[6], 0, | |
321 | fallback); | |
322 | nvram_read_u16(prefix, NULL, "mcs5gpo7", &sprom->mcs5gpo[7], 0, | |
323 | fallback); | |
324 | nvram_read_u16(prefix, NULL, "mcs5glpo0", &sprom->mcs5glpo[0], 0, | |
325 | fallback); | |
326 | nvram_read_u16(prefix, NULL, "mcs5glpo1", &sprom->mcs5glpo[1], 0, | |
327 | fallback); | |
328 | nvram_read_u16(prefix, NULL, "mcs5glpo2", &sprom->mcs5glpo[2], 0, | |
329 | fallback); | |
330 | nvram_read_u16(prefix, NULL, "mcs5glpo3", &sprom->mcs5glpo[3], 0, | |
331 | fallback); | |
332 | nvram_read_u16(prefix, NULL, "mcs5glpo4", &sprom->mcs5glpo[4], 0, | |
333 | fallback); | |
334 | nvram_read_u16(prefix, NULL, "mcs5glpo5", &sprom->mcs5glpo[5], 0, | |
335 | fallback); | |
336 | nvram_read_u16(prefix, NULL, "mcs5glpo6", &sprom->mcs5glpo[6], 0, | |
337 | fallback); | |
338 | nvram_read_u16(prefix, NULL, "mcs5glpo7", &sprom->mcs5glpo[7], 0, | |
339 | fallback); | |
340 | nvram_read_u16(prefix, NULL, "mcs5ghpo0", &sprom->mcs5ghpo[0], 0, | |
341 | fallback); | |
342 | nvram_read_u16(prefix, NULL, "mcs5ghpo1", &sprom->mcs5ghpo[1], 0, | |
343 | fallback); | |
344 | nvram_read_u16(prefix, NULL, "mcs5ghpo2", &sprom->mcs5ghpo[2], 0, | |
345 | fallback); | |
346 | nvram_read_u16(prefix, NULL, "mcs5ghpo3", &sprom->mcs5ghpo[3], 0, | |
347 | fallback); | |
348 | nvram_read_u16(prefix, NULL, "mcs5ghpo4", &sprom->mcs5ghpo[4], 0, | |
349 | fallback); | |
350 | nvram_read_u16(prefix, NULL, "mcs5ghpo5", &sprom->mcs5ghpo[5], 0, | |
351 | fallback); | |
352 | nvram_read_u16(prefix, NULL, "mcs5ghpo6", &sprom->mcs5ghpo[6], 0, | |
353 | fallback); | |
354 | nvram_read_u16(prefix, NULL, "mcs5ghpo7", &sprom->mcs5ghpo[7], 0, | |
355 | fallback); | |
019eee2e HM |
356 | } |
357 | ||
b8ebbaff HM |
358 | static void bcm47xx_fill_sprom_r45(struct ssb_sprom *sprom, const char *prefix, |
359 | bool fallback) | |
019eee2e | 360 | { |
b8ebbaff HM |
361 | nvram_read_u8(prefix, NULL, "txpid2ga0", &sprom->txpid2g[0], 0, |
362 | fallback); | |
363 | nvram_read_u8(prefix, NULL, "txpid2ga1", &sprom->txpid2g[1], 0, | |
364 | fallback); | |
365 | nvram_read_u8(prefix, NULL, "txpid2ga2", &sprom->txpid2g[2], 0, | |
366 | fallback); | |
367 | nvram_read_u8(prefix, NULL, "txpid2ga3", &sprom->txpid2g[3], 0, | |
368 | fallback); | |
369 | nvram_read_u8(prefix, NULL, "txpid5ga0", &sprom->txpid5g[0], 0, | |
370 | fallback); | |
371 | nvram_read_u8(prefix, NULL, "txpid5ga1", &sprom->txpid5g[1], 0, | |
372 | fallback); | |
373 | nvram_read_u8(prefix, NULL, "txpid5ga2", &sprom->txpid5g[2], 0, | |
374 | fallback); | |
375 | nvram_read_u8(prefix, NULL, "txpid5ga3", &sprom->txpid5g[3], 0, | |
376 | fallback); | |
377 | nvram_read_u8(prefix, NULL, "txpid5gla0", &sprom->txpid5gl[0], 0, | |
378 | fallback); | |
379 | nvram_read_u8(prefix, NULL, "txpid5gla1", &sprom->txpid5gl[1], 0, | |
380 | fallback); | |
381 | nvram_read_u8(prefix, NULL, "txpid5gla2", &sprom->txpid5gl[2], 0, | |
382 | fallback); | |
383 | nvram_read_u8(prefix, NULL, "txpid5gla3", &sprom->txpid5gl[3], 0, | |
384 | fallback); | |
385 | nvram_read_u8(prefix, NULL, "txpid5gha0", &sprom->txpid5gh[0], 0, | |
386 | fallback); | |
387 | nvram_read_u8(prefix, NULL, "txpid5gha1", &sprom->txpid5gh[1], 0, | |
388 | fallback); | |
389 | nvram_read_u8(prefix, NULL, "txpid5gha2", &sprom->txpid5gh[2], 0, | |
390 | fallback); | |
391 | nvram_read_u8(prefix, NULL, "txpid5gha3", &sprom->txpid5gh[3], 0, | |
392 | fallback); | |
019eee2e HM |
393 | } |
394 | ||
b8ebbaff HM |
395 | static void bcm47xx_fill_sprom_r89(struct ssb_sprom *sprom, const char *prefix, |
396 | bool fallback) | |
019eee2e | 397 | { |
b8ebbaff HM |
398 | nvram_read_u8(prefix, NULL, "tssipos2g", &sprom->fem.ghz2.tssipos, 0, |
399 | fallback); | |
019eee2e | 400 | nvram_read_u8(prefix, NULL, "extpagain2g", |
b8ebbaff | 401 | &sprom->fem.ghz2.extpa_gain, 0, fallback); |
019eee2e | 402 | nvram_read_u8(prefix, NULL, "pdetrange2g", |
b8ebbaff HM |
403 | &sprom->fem.ghz2.pdet_range, 0, fallback); |
404 | nvram_read_u8(prefix, NULL, "triso2g", &sprom->fem.ghz2.tr_iso, 0, | |
405 | fallback); | |
406 | nvram_read_u8(prefix, NULL, "antswctl2g", &sprom->fem.ghz2.antswlut, 0, | |
407 | fallback); | |
408 | nvram_read_u8(prefix, NULL, "tssipos5g", &sprom->fem.ghz5.tssipos, 0, | |
409 | fallback); | |
019eee2e | 410 | nvram_read_u8(prefix, NULL, "extpagain5g", |
b8ebbaff | 411 | &sprom->fem.ghz5.extpa_gain, 0, fallback); |
019eee2e | 412 | nvram_read_u8(prefix, NULL, "pdetrange5g", |
b8ebbaff HM |
413 | &sprom->fem.ghz5.pdet_range, 0, fallback); |
414 | nvram_read_u8(prefix, NULL, "triso5g", &sprom->fem.ghz5.tr_iso, 0, | |
415 | fallback); | |
416 | nvram_read_u8(prefix, NULL, "antswctl5g", &sprom->fem.ghz5.antswlut, 0, | |
417 | fallback); | |
418 | nvram_read_u8(prefix, NULL, "tempthresh", &sprom->tempthresh, 0, | |
419 | fallback); | |
420 | nvram_read_u8(prefix, NULL, "tempoffset", &sprom->tempoffset, 0, | |
421 | fallback); | |
422 | nvram_read_u16(prefix, NULL, "rawtempsense", &sprom->rawtempsense, 0, | |
423 | fallback); | |
424 | nvram_read_u8(prefix, NULL, "measpower", &sprom->measpower, 0, | |
425 | fallback); | |
019eee2e | 426 | nvram_read_u8(prefix, NULL, "tempsense_slope", |
b8ebbaff HM |
427 | &sprom->tempsense_slope, 0, fallback); |
428 | nvram_read_u8(prefix, NULL, "tempcorrx", &sprom->tempcorrx, 0, | |
429 | fallback); | |
019eee2e | 430 | nvram_read_u8(prefix, NULL, "tempsense_option", |
b8ebbaff | 431 | &sprom->tempsense_option, 0, fallback); |
019eee2e | 432 | nvram_read_u8(prefix, NULL, "freqoffset_corr", |
b8ebbaff HM |
433 | &sprom->freqoffset_corr, 0, fallback); |
434 | nvram_read_u8(prefix, NULL, "iqcal_swp_dis", &sprom->iqcal_swp_dis, 0, | |
435 | fallback); | |
436 | nvram_read_u8(prefix, NULL, "hw_iqcal_en", &sprom->hw_iqcal_en, 0, | |
437 | fallback); | |
438 | nvram_read_u8(prefix, NULL, "elna2g", &sprom->elna2g, 0, fallback); | |
439 | nvram_read_u8(prefix, NULL, "elna5g", &sprom->elna5g, 0, fallback); | |
019eee2e | 440 | nvram_read_u8(prefix, NULL, "phycal_tempdelta", |
b8ebbaff HM |
441 | &sprom->phycal_tempdelta, 0, fallback); |
442 | nvram_read_u8(prefix, NULL, "temps_period", &sprom->temps_period, 0, | |
443 | fallback); | |
019eee2e | 444 | nvram_read_u8(prefix, NULL, "temps_hysteresis", |
b8ebbaff HM |
445 | &sprom->temps_hysteresis, 0, fallback); |
446 | nvram_read_u8(prefix, NULL, "measpower1", &sprom->measpower1, 0, | |
447 | fallback); | |
448 | nvram_read_u8(prefix, NULL, "measpower2", &sprom->measpower2, 0, | |
449 | fallback); | |
019eee2e | 450 | nvram_read_u8(prefix, NULL, "rxgainerr2ga0", |
b8ebbaff | 451 | &sprom->rxgainerr2ga[0], 0, fallback); |
019eee2e | 452 | nvram_read_u8(prefix, NULL, "rxgainerr2ga1", |
b8ebbaff | 453 | &sprom->rxgainerr2ga[1], 0, fallback); |
019eee2e | 454 | nvram_read_u8(prefix, NULL, "rxgainerr2ga2", |
b8ebbaff | 455 | &sprom->rxgainerr2ga[2], 0, fallback); |
019eee2e | 456 | nvram_read_u8(prefix, NULL, "rxgainerr5gla0", |
b8ebbaff | 457 | &sprom->rxgainerr5gla[0], 0, fallback); |
019eee2e | 458 | nvram_read_u8(prefix, NULL, "rxgainerr5gla1", |
b8ebbaff | 459 | &sprom->rxgainerr5gla[1], 0, fallback); |
019eee2e | 460 | nvram_read_u8(prefix, NULL, "rxgainerr5gla2", |
b8ebbaff | 461 | &sprom->rxgainerr5gla[2], 0, fallback); |
019eee2e | 462 | nvram_read_u8(prefix, NULL, "rxgainerr5gma0", |
b8ebbaff | 463 | &sprom->rxgainerr5gma[0], 0, fallback); |
019eee2e | 464 | nvram_read_u8(prefix, NULL, "rxgainerr5gma1", |
b8ebbaff | 465 | &sprom->rxgainerr5gma[1], 0, fallback); |
019eee2e | 466 | nvram_read_u8(prefix, NULL, "rxgainerr5gma2", |
b8ebbaff | 467 | &sprom->rxgainerr5gma[2], 0, fallback); |
019eee2e | 468 | nvram_read_u8(prefix, NULL, "rxgainerr5gha0", |
b8ebbaff | 469 | &sprom->rxgainerr5gha[0], 0, fallback); |
019eee2e | 470 | nvram_read_u8(prefix, NULL, "rxgainerr5gha1", |
b8ebbaff | 471 | &sprom->rxgainerr5gha[1], 0, fallback); |
019eee2e | 472 | nvram_read_u8(prefix, NULL, "rxgainerr5gha2", |
b8ebbaff | 473 | &sprom->rxgainerr5gha[2], 0, fallback); |
019eee2e | 474 | nvram_read_u8(prefix, NULL, "rxgainerr5gua0", |
b8ebbaff | 475 | &sprom->rxgainerr5gua[0], 0, fallback); |
019eee2e | 476 | nvram_read_u8(prefix, NULL, "rxgainerr5gua1", |
b8ebbaff | 477 | &sprom->rxgainerr5gua[1], 0, fallback); |
019eee2e | 478 | nvram_read_u8(prefix, NULL, "rxgainerr5gua2", |
b8ebbaff HM |
479 | &sprom->rxgainerr5gua[2], 0, fallback); |
480 | nvram_read_u8(prefix, NULL, "noiselvl2ga0", &sprom->noiselvl2ga[0], 0, | |
481 | fallback); | |
482 | nvram_read_u8(prefix, NULL, "noiselvl2ga1", &sprom->noiselvl2ga[1], 0, | |
483 | fallback); | |
484 | nvram_read_u8(prefix, NULL, "noiselvl2ga2", &sprom->noiselvl2ga[2], 0, | |
485 | fallback); | |
019eee2e | 486 | nvram_read_u8(prefix, NULL, "noiselvl5gla0", |
b8ebbaff | 487 | &sprom->noiselvl5gla[0], 0, fallback); |
019eee2e | 488 | nvram_read_u8(prefix, NULL, "noiselvl5gla1", |
b8ebbaff | 489 | &sprom->noiselvl5gla[1], 0, fallback); |
019eee2e | 490 | nvram_read_u8(prefix, NULL, "noiselvl5gla2", |
b8ebbaff | 491 | &sprom->noiselvl5gla[2], 0, fallback); |
019eee2e | 492 | nvram_read_u8(prefix, NULL, "noiselvl5gma0", |
b8ebbaff | 493 | &sprom->noiselvl5gma[0], 0, fallback); |
019eee2e | 494 | nvram_read_u8(prefix, NULL, "noiselvl5gma1", |
b8ebbaff | 495 | &sprom->noiselvl5gma[1], 0, fallback); |
019eee2e | 496 | nvram_read_u8(prefix, NULL, "noiselvl5gma2", |
b8ebbaff | 497 | &sprom->noiselvl5gma[2], 0, fallback); |
019eee2e | 498 | nvram_read_u8(prefix, NULL, "noiselvl5gha0", |
b8ebbaff | 499 | &sprom->noiselvl5gha[0], 0, fallback); |
019eee2e | 500 | nvram_read_u8(prefix, NULL, "noiselvl5gha1", |
b8ebbaff | 501 | &sprom->noiselvl5gha[1], 0, fallback); |
019eee2e | 502 | nvram_read_u8(prefix, NULL, "noiselvl5gha2", |
b8ebbaff | 503 | &sprom->noiselvl5gha[2], 0, fallback); |
019eee2e | 504 | nvram_read_u8(prefix, NULL, "noiselvl5gua0", |
b8ebbaff | 505 | &sprom->noiselvl5gua[0], 0, fallback); |
019eee2e | 506 | nvram_read_u8(prefix, NULL, "noiselvl5gua1", |
b8ebbaff | 507 | &sprom->noiselvl5gua[1], 0, fallback); |
019eee2e | 508 | nvram_read_u8(prefix, NULL, "noiselvl5gua2", |
b8ebbaff | 509 | &sprom->noiselvl5gua[2], 0, fallback); |
019eee2e | 510 | nvram_read_u8(prefix, NULL, "pcieingress_war", |
b8ebbaff | 511 | &sprom->pcieingress_war, 0, fallback); |
019eee2e HM |
512 | } |
513 | ||
b8ebbaff HM |
514 | static void bcm47xx_fill_sprom_r9(struct ssb_sprom *sprom, const char *prefix, |
515 | bool fallback) | |
019eee2e | 516 | { |
b8ebbaff HM |
517 | nvram_read_u16(prefix, NULL, "cckbw202gpo", &sprom->cckbw202gpo, 0, |
518 | fallback); | |
519 | nvram_read_u16(prefix, NULL, "cckbw20ul2gpo", &sprom->cckbw20ul2gpo, 0, | |
520 | fallback); | |
019eee2e | 521 | nvram_read_u32(prefix, NULL, "legofdmbw202gpo", |
b8ebbaff | 522 | &sprom->legofdmbw202gpo, 0, fallback); |
019eee2e | 523 | nvram_read_u32(prefix, NULL, "legofdmbw20ul2gpo", |
b8ebbaff | 524 | &sprom->legofdmbw20ul2gpo, 0, fallback); |
019eee2e | 525 | nvram_read_u32(prefix, NULL, "legofdmbw205glpo", |
b8ebbaff | 526 | &sprom->legofdmbw205glpo, 0, fallback); |
019eee2e | 527 | nvram_read_u32(prefix, NULL, "legofdmbw20ul5glpo", |
b8ebbaff | 528 | &sprom->legofdmbw20ul5glpo, 0, fallback); |
019eee2e | 529 | nvram_read_u32(prefix, NULL, "legofdmbw205gmpo", |
b8ebbaff | 530 | &sprom->legofdmbw205gmpo, 0, fallback); |
019eee2e | 531 | nvram_read_u32(prefix, NULL, "legofdmbw20ul5gmpo", |
b8ebbaff | 532 | &sprom->legofdmbw20ul5gmpo, 0, fallback); |
019eee2e | 533 | nvram_read_u32(prefix, NULL, "legofdmbw205ghpo", |
b8ebbaff | 534 | &sprom->legofdmbw205ghpo, 0, fallback); |
019eee2e | 535 | nvram_read_u32(prefix, NULL, "legofdmbw20ul5ghpo", |
b8ebbaff HM |
536 | &sprom->legofdmbw20ul5ghpo, 0, fallback); |
537 | nvram_read_u32(prefix, NULL, "mcsbw202gpo", &sprom->mcsbw202gpo, 0, | |
538 | fallback); | |
539 | nvram_read_u32(prefix, NULL, "mcsbw20ul2gpo", &sprom->mcsbw20ul2gpo, 0, | |
540 | fallback); | |
541 | nvram_read_u32(prefix, NULL, "mcsbw402gpo", &sprom->mcsbw402gpo, 0, | |
542 | fallback); | |
543 | nvram_read_u32(prefix, NULL, "mcsbw205glpo", &sprom->mcsbw205glpo, 0, | |
544 | fallback); | |
019eee2e | 545 | nvram_read_u32(prefix, NULL, "mcsbw20ul5glpo", |
b8ebbaff HM |
546 | &sprom->mcsbw20ul5glpo, 0, fallback); |
547 | nvram_read_u32(prefix, NULL, "mcsbw405glpo", &sprom->mcsbw405glpo, 0, | |
548 | fallback); | |
549 | nvram_read_u32(prefix, NULL, "mcsbw205gmpo", &sprom->mcsbw205gmpo, 0, | |
550 | fallback); | |
019eee2e | 551 | nvram_read_u32(prefix, NULL, "mcsbw20ul5gmpo", |
b8ebbaff HM |
552 | &sprom->mcsbw20ul5gmpo, 0, fallback); |
553 | nvram_read_u32(prefix, NULL, "mcsbw405gmpo", &sprom->mcsbw405gmpo, 0, | |
554 | fallback); | |
555 | nvram_read_u32(prefix, NULL, "mcsbw205ghpo", &sprom->mcsbw205ghpo, 0, | |
556 | fallback); | |
019eee2e | 557 | nvram_read_u32(prefix, NULL, "mcsbw20ul5ghpo", |
b8ebbaff HM |
558 | &sprom->mcsbw20ul5ghpo, 0, fallback); |
559 | nvram_read_u32(prefix, NULL, "mcsbw405ghpo", &sprom->mcsbw405ghpo, 0, | |
560 | fallback); | |
561 | nvram_read_u16(prefix, NULL, "mcs32po", &sprom->mcs32po, 0, fallback); | |
019eee2e | 562 | nvram_read_u16(prefix, NULL, "legofdm40duppo", |
b8ebbaff HM |
563 | &sprom->legofdm40duppo, 0, fallback); |
564 | nvram_read_u8(prefix, NULL, "sar2g", &sprom->sar2g, 0, fallback); | |
565 | nvram_read_u8(prefix, NULL, "sar5g", &sprom->sar5g, 0, fallback); | |
019eee2e HM |
566 | } |
567 | ||
568 | static void bcm47xx_fill_sprom_path_r4589(struct ssb_sprom *sprom, | |
b8ebbaff | 569 | const char *prefix, bool fallback) |
019eee2e HM |
570 | { |
571 | char postfix[2]; | |
572 | int i; | |
573 | ||
574 | for (i = 0; i < ARRAY_SIZE(sprom->core_pwr_info); i++) { | |
575 | struct ssb_sprom_core_pwr_info *pwr_info = &sprom->core_pwr_info[i]; | |
576 | snprintf(postfix, sizeof(postfix), "%i", i); | |
577 | nvram_read_u8(prefix, postfix, "maxp2ga", | |
b8ebbaff | 578 | &pwr_info->maxpwr_2g, 0, fallback); |
019eee2e | 579 | nvram_read_u8(prefix, postfix, "itt2ga", |
b8ebbaff | 580 | &pwr_info->itssi_2g, 0, fallback); |
019eee2e | 581 | nvram_read_u8(prefix, postfix, "itt5ga", |
b8ebbaff | 582 | &pwr_info->itssi_5g, 0, fallback); |
019eee2e | 583 | nvram_read_u16(prefix, postfix, "pa2gw0a", |
b8ebbaff | 584 | &pwr_info->pa_2g[0], 0, fallback); |
019eee2e | 585 | nvram_read_u16(prefix, postfix, "pa2gw1a", |
b8ebbaff | 586 | &pwr_info->pa_2g[1], 0, fallback); |
019eee2e | 587 | nvram_read_u16(prefix, postfix, "pa2gw2a", |
b8ebbaff | 588 | &pwr_info->pa_2g[2], 0, fallback); |
019eee2e | 589 | nvram_read_u8(prefix, postfix, "maxp5ga", |
b8ebbaff | 590 | &pwr_info->maxpwr_5g, 0, fallback); |
019eee2e | 591 | nvram_read_u8(prefix, postfix, "maxp5gha", |
b8ebbaff | 592 | &pwr_info->maxpwr_5gh, 0, fallback); |
019eee2e | 593 | nvram_read_u8(prefix, postfix, "maxp5gla", |
b8ebbaff | 594 | &pwr_info->maxpwr_5gl, 0, fallback); |
019eee2e | 595 | nvram_read_u16(prefix, postfix, "pa5gw0a", |
b8ebbaff | 596 | &pwr_info->pa_5g[0], 0, fallback); |
019eee2e | 597 | nvram_read_u16(prefix, postfix, "pa5gw1a", |
b8ebbaff | 598 | &pwr_info->pa_5g[1], 0, fallback); |
019eee2e | 599 | nvram_read_u16(prefix, postfix, "pa5gw2a", |
b8ebbaff | 600 | &pwr_info->pa_5g[2], 0, fallback); |
019eee2e | 601 | nvram_read_u16(prefix, postfix, "pa5glw0a", |
b8ebbaff | 602 | &pwr_info->pa_5gl[0], 0, fallback); |
019eee2e | 603 | nvram_read_u16(prefix, postfix, "pa5glw1a", |
b8ebbaff | 604 | &pwr_info->pa_5gl[1], 0, fallback); |
019eee2e | 605 | nvram_read_u16(prefix, postfix, "pa5glw2a", |
b8ebbaff | 606 | &pwr_info->pa_5gl[2], 0, fallback); |
019eee2e | 607 | nvram_read_u16(prefix, postfix, "pa5ghw0a", |
b8ebbaff | 608 | &pwr_info->pa_5gh[0], 0, fallback); |
019eee2e | 609 | nvram_read_u16(prefix, postfix, "pa5ghw1a", |
b8ebbaff | 610 | &pwr_info->pa_5gh[1], 0, fallback); |
019eee2e | 611 | nvram_read_u16(prefix, postfix, "pa5ghw2a", |
b8ebbaff | 612 | &pwr_info->pa_5gh[2], 0, fallback); |
019eee2e HM |
613 | } |
614 | } | |
615 | ||
616 | static void bcm47xx_fill_sprom_path_r45(struct ssb_sprom *sprom, | |
b8ebbaff | 617 | const char *prefix, bool fallback) |
019eee2e HM |
618 | { |
619 | char postfix[2]; | |
620 | int i; | |
621 | ||
622 | for (i = 0; i < ARRAY_SIZE(sprom->core_pwr_info); i++) { | |
623 | struct ssb_sprom_core_pwr_info *pwr_info = &sprom->core_pwr_info[i]; | |
624 | snprintf(postfix, sizeof(postfix), "%i", i); | |
625 | nvram_read_u16(prefix, postfix, "pa2gw3a", | |
b8ebbaff | 626 | &pwr_info->pa_2g[3], 0, fallback); |
019eee2e | 627 | nvram_read_u16(prefix, postfix, "pa5gw3a", |
b8ebbaff | 628 | &pwr_info->pa_5g[3], 0, fallback); |
019eee2e | 629 | nvram_read_u16(prefix, postfix, "pa5glw3a", |
b8ebbaff | 630 | &pwr_info->pa_5gl[3], 0, fallback); |
019eee2e | 631 | nvram_read_u16(prefix, postfix, "pa5ghw3a", |
b8ebbaff | 632 | &pwr_info->pa_5gh[3], 0, fallback); |
019eee2e HM |
633 | } |
634 | } | |
635 | ||
103c0bf3 HM |
636 | static bool bcm47xx_is_valid_mac(u8 *mac) |
637 | { | |
638 | return mac && !(mac[0] == 0x00 && mac[1] == 0x90 && mac[2] == 0x4c); | |
639 | } | |
640 | ||
641 | static int bcm47xx_increase_mac_addr(u8 *mac, u8 num) | |
642 | { | |
643 | u8 *oui = mac + ETH_ALEN/2 - 1; | |
644 | u8 *p = mac + ETH_ALEN - 1; | |
645 | ||
646 | do { | |
647 | (*p) += num; | |
648 | if (*p > num) | |
649 | break; | |
650 | p--; | |
651 | num = 1; | |
652 | } while (p != oui); | |
653 | ||
654 | if (p == oui) { | |
655 | pr_err("unable to fetch mac address\n"); | |
656 | return -ENOENT; | |
657 | } | |
658 | return 0; | |
659 | } | |
660 | ||
661 | static int mac_addr_used = 2; | |
662 | ||
b8ebbaff HM |
663 | static void bcm47xx_fill_sprom_ethernet(struct ssb_sprom *sprom, |
664 | const char *prefix, bool fallback) | |
019eee2e | 665 | { |
710d86f8 | 666 | nvram_read_macaddr(prefix, "et0macaddr", sprom->et0mac, fallback); |
b8ebbaff HM |
667 | nvram_read_u8(prefix, NULL, "et0mdcport", &sprom->et0mdcport, 0, |
668 | fallback); | |
669 | nvram_read_u8(prefix, NULL, "et0phyaddr", &sprom->et0phyaddr, 0, | |
670 | fallback); | |
671 | ||
710d86f8 | 672 | nvram_read_macaddr(prefix, "et1macaddr", sprom->et1mac, fallback); |
b8ebbaff HM |
673 | nvram_read_u8(prefix, NULL, "et1mdcport", &sprom->et1mdcport, 0, |
674 | fallback); | |
675 | nvram_read_u8(prefix, NULL, "et1phyaddr", &sprom->et1phyaddr, 0, | |
676 | fallback); | |
677 | ||
710d86f8 IM |
678 | nvram_read_macaddr(prefix, "macaddr", sprom->il0mac, fallback); |
679 | nvram_read_macaddr(prefix, "il0macaddr", sprom->il0mac, fallback); | |
103c0bf3 HM |
680 | |
681 | /* The address prefix 00:90:4C is used by Broadcom in their initial | |
682 | configuration. When a mac address with the prefix 00:90:4C is used | |
683 | all devices from the same series are sharing the same mac address. | |
684 | To prevent mac address collisions we replace them with a mac address | |
685 | based on the base address. */ | |
686 | if (!bcm47xx_is_valid_mac(sprom->il0mac)) { | |
687 | u8 mac[6]; | |
688 | ||
689 | nvram_read_macaddr(NULL, "et0macaddr", mac, false); | |
690 | if (bcm47xx_is_valid_mac(mac)) { | |
691 | int err = bcm47xx_increase_mac_addr(mac, mac_addr_used); | |
692 | ||
693 | if (!err) { | |
694 | ether_addr_copy(sprom->il0mac, mac); | |
695 | mac_addr_used++; | |
696 | } | |
697 | } | |
698 | } | |
019eee2e HM |
699 | } |
700 | ||
b8ebbaff HM |
701 | static void bcm47xx_fill_board_data(struct ssb_sprom *sprom, const char *prefix, |
702 | bool fallback) | |
5d24ceab | 703 | { |
6404b7cb | 704 | nvram_read_u16(prefix, NULL, "boardrev", &sprom->board_rev, 0, true); |
b8ebbaff HM |
705 | nvram_read_u16(prefix, NULL, "boardnum", &sprom->board_num, 0, |
706 | fallback); | |
6404b7cb | 707 | nvram_read_u16(prefix, NULL, "boardtype", &sprom->board_type, 0, true); |
5d24ceab | 708 | nvram_read_u32_2(prefix, "boardflags", &sprom->boardflags_lo, |
b8ebbaff | 709 | &sprom->boardflags_hi, fallback); |
5d24ceab | 710 | nvram_read_u32_2(prefix, "boardflags2", &sprom->boardflags2_lo, |
b8ebbaff | 711 | &sprom->boardflags2_hi, fallback); |
5d24ceab HM |
712 | } |
713 | ||
b8ebbaff HM |
714 | void bcm47xx_fill_sprom(struct ssb_sprom *sprom, const char *prefix, |
715 | bool fallback) | |
019eee2e | 716 | { |
b8ebbaff HM |
717 | bcm47xx_fill_sprom_ethernet(sprom, prefix, fallback); |
718 | bcm47xx_fill_board_data(sprom, prefix, fallback); | |
019eee2e | 719 | |
b8ebbaff | 720 | nvram_read_u8(prefix, NULL, "sromrev", &sprom->revision, 0, fallback); |
019eee2e HM |
721 | |
722 | switch (sprom->revision) { | |
723 | case 1: | |
b8ebbaff HM |
724 | bcm47xx_fill_sprom_r1234589(sprom, prefix, fallback); |
725 | bcm47xx_fill_sprom_r12389(sprom, prefix, fallback); | |
726 | bcm47xx_fill_sprom_r1(sprom, prefix, fallback); | |
019eee2e HM |
727 | break; |
728 | case 2: | |
b8ebbaff HM |
729 | bcm47xx_fill_sprom_r1234589(sprom, prefix, fallback); |
730 | bcm47xx_fill_sprom_r12389(sprom, prefix, fallback); | |
731 | bcm47xx_fill_sprom_r2389(sprom, prefix, fallback); | |
019eee2e HM |
732 | break; |
733 | case 3: | |
b8ebbaff HM |
734 | bcm47xx_fill_sprom_r1234589(sprom, prefix, fallback); |
735 | bcm47xx_fill_sprom_r12389(sprom, prefix, fallback); | |
736 | bcm47xx_fill_sprom_r2389(sprom, prefix, fallback); | |
737 | bcm47xx_fill_sprom_r389(sprom, prefix, fallback); | |
738 | bcm47xx_fill_sprom_r3(sprom, prefix, fallback); | |
019eee2e HM |
739 | break; |
740 | case 4: | |
741 | case 5: | |
b8ebbaff HM |
742 | bcm47xx_fill_sprom_r1234589(sprom, prefix, fallback); |
743 | bcm47xx_fill_sprom_r4589(sprom, prefix, fallback); | |
744 | bcm47xx_fill_sprom_r458(sprom, prefix, fallback); | |
745 | bcm47xx_fill_sprom_r45(sprom, prefix, fallback); | |
746 | bcm47xx_fill_sprom_path_r4589(sprom, prefix, fallback); | |
747 | bcm47xx_fill_sprom_path_r45(sprom, prefix, fallback); | |
019eee2e HM |
748 | break; |
749 | case 8: | |
b8ebbaff HM |
750 | bcm47xx_fill_sprom_r1234589(sprom, prefix, fallback); |
751 | bcm47xx_fill_sprom_r12389(sprom, prefix, fallback); | |
752 | bcm47xx_fill_sprom_r2389(sprom, prefix, fallback); | |
753 | bcm47xx_fill_sprom_r389(sprom, prefix, fallback); | |
754 | bcm47xx_fill_sprom_r4589(sprom, prefix, fallback); | |
755 | bcm47xx_fill_sprom_r458(sprom, prefix, fallback); | |
756 | bcm47xx_fill_sprom_r89(sprom, prefix, fallback); | |
757 | bcm47xx_fill_sprom_path_r4589(sprom, prefix, fallback); | |
019eee2e HM |
758 | break; |
759 | case 9: | |
b8ebbaff HM |
760 | bcm47xx_fill_sprom_r1234589(sprom, prefix, fallback); |
761 | bcm47xx_fill_sprom_r12389(sprom, prefix, fallback); | |
762 | bcm47xx_fill_sprom_r2389(sprom, prefix, fallback); | |
763 | bcm47xx_fill_sprom_r389(sprom, prefix, fallback); | |
764 | bcm47xx_fill_sprom_r4589(sprom, prefix, fallback); | |
765 | bcm47xx_fill_sprom_r89(sprom, prefix, fallback); | |
766 | bcm47xx_fill_sprom_r9(sprom, prefix, fallback); | |
767 | bcm47xx_fill_sprom_path_r4589(sprom, prefix, fallback); | |
019eee2e HM |
768 | break; |
769 | default: | |
770 | pr_warn("Unsupported SPROM revision %d detected. Will extract" | |
771 | " v1\n", sprom->revision); | |
772 | sprom->revision = 1; | |
b8ebbaff HM |
773 | bcm47xx_fill_sprom_r1234589(sprom, prefix, fallback); |
774 | bcm47xx_fill_sprom_r12389(sprom, prefix, fallback); | |
775 | bcm47xx_fill_sprom_r1(sprom, prefix, fallback); | |
019eee2e HM |
776 | } |
777 | } | |
a9bba182 HM |
778 | |
779 | #ifdef CONFIG_BCM47XX_SSB | |
780 | void bcm47xx_fill_ssb_boardinfo(struct ssb_boardinfo *boardinfo, | |
781 | const char *prefix) | |
782 | { | |
b8ebbaff HM |
783 | nvram_read_u16(prefix, NULL, "boardvendor", &boardinfo->vendor, 0, |
784 | true); | |
a9bba182 HM |
785 | if (!boardinfo->vendor) |
786 | boardinfo->vendor = SSB_BOARDVENDOR_BCM; | |
787 | ||
b8ebbaff | 788 | nvram_read_u16(prefix, NULL, "boardtype", &boardinfo->type, 0, true); |
a9bba182 HM |
789 | } |
790 | #endif | |
0a2fcaa7 HM |
791 | |
792 | #ifdef CONFIG_BCM47XX_BCMA | |
793 | void bcm47xx_fill_bcma_boardinfo(struct bcma_boardinfo *boardinfo, | |
794 | const char *prefix) | |
795 | { | |
b8ebbaff HM |
796 | nvram_read_u16(prefix, NULL, "boardvendor", &boardinfo->vendor, 0, |
797 | true); | |
0a2fcaa7 HM |
798 | if (!boardinfo->vendor) |
799 | boardinfo->vendor = SSB_BOARDVENDOR_BCM; | |
800 | ||
b8ebbaff | 801 | nvram_read_u16(prefix, NULL, "boardtype", &boardinfo->type, 0, true); |
0a2fcaa7 HM |
802 | } |
803 | #endif | |
a59da8fb RM |
804 | |
805 | #if defined(CONFIG_BCM47XX_SSB) | |
806 | static int bcm47xx_get_sprom_ssb(struct ssb_bus *bus, struct ssb_sprom *out) | |
807 | { | |
808 | char prefix[10]; | |
809 | ||
810 | if (bus->bustype == SSB_BUSTYPE_PCI) { | |
811 | memset(out, 0, sizeof(struct ssb_sprom)); | |
812 | snprintf(prefix, sizeof(prefix), "pci/%u/%u/", | |
813 | bus->host_pci->bus->number + 1, | |
814 | PCI_SLOT(bus->host_pci->devfn)); | |
815 | bcm47xx_fill_sprom(out, prefix, false); | |
816 | return 0; | |
817 | } else { | |
818 | pr_warn("bcm47xx: unable to fill SPROM for given bustype.\n"); | |
819 | return -EINVAL; | |
820 | } | |
821 | } | |
822 | #endif | |
823 | ||
824 | #if defined(CONFIG_BCM47XX_BCMA) | |
825 | static int bcm47xx_get_sprom_bcma(struct bcma_bus *bus, struct ssb_sprom *out) | |
826 | { | |
827 | char prefix[10]; | |
828 | struct bcma_device *core; | |
829 | ||
830 | switch (bus->hosttype) { | |
831 | case BCMA_HOSTTYPE_PCI: | |
832 | memset(out, 0, sizeof(struct ssb_sprom)); | |
833 | snprintf(prefix, sizeof(prefix), "pci/%u/%u/", | |
834 | bus->host_pci->bus->number + 1, | |
835 | PCI_SLOT(bus->host_pci->devfn)); | |
836 | bcm47xx_fill_sprom(out, prefix, false); | |
837 | return 0; | |
838 | case BCMA_HOSTTYPE_SOC: | |
839 | memset(out, 0, sizeof(struct ssb_sprom)); | |
840 | core = bcma_find_core(bus, BCMA_CORE_80211); | |
841 | if (core) { | |
842 | snprintf(prefix, sizeof(prefix), "sb/%u/", | |
843 | core->core_index); | |
844 | bcm47xx_fill_sprom(out, prefix, true); | |
845 | } else { | |
846 | bcm47xx_fill_sprom(out, NULL, false); | |
847 | } | |
848 | return 0; | |
849 | default: | |
850 | pr_warn("bcm47xx: unable to fill SPROM for given bustype.\n"); | |
851 | return -EINVAL; | |
852 | } | |
853 | } | |
854 | #endif | |
855 | ||
856 | /* | |
857 | * On bcm47xx we need to register SPROM fallback handler very early, so we can't | |
858 | * use anything like platform device / driver for this. | |
859 | */ | |
860 | void bcm47xx_sprom_register_fallbacks(void) | |
861 | { | |
862 | #if defined(CONFIG_BCM47XX_SSB) | |
863 | if (ssb_arch_register_fallback_sprom(&bcm47xx_get_sprom_ssb)) | |
864 | pr_warn("Failed to registered ssb SPROM handler\n"); | |
865 | #endif | |
866 | ||
867 | #if defined(CONFIG_BCM47XX_BCMA) | |
868 | if (bcma_arch_register_fallback_sprom(&bcm47xx_get_sprom_bcma)) | |
869 | pr_warn("Failed to registered bcma SPROM handler\n"); | |
870 | #endif | |
871 | } |