Commit | Line | Data |
---|---|---|
6aad8bf9 RJ |
1 | /* |
2 | * BSD LICENSE | |
3 | * | |
4 | * Copyright(c) 2015 Broadcom Corporation. All rights reserved. | |
5 | * | |
6 | * Redistribution and use in source and binary forms, with or without | |
7 | * modification, are permitted provided that the following conditions | |
8 | * are met: | |
9 | * | |
10 | * * Redistributions of source code must retain the above copyright | |
11 | * notice, this list of conditions and the following disclaimer. | |
12 | * * Redistributions in binary form must reproduce the above copyright | |
13 | * notice, this list of conditions and the following disclaimer in | |
14 | * the documentation and/or other materials provided with the | |
15 | * distribution. | |
16 | * * Neither the name of Broadcom Corporation nor the names of its | |
17 | * contributors may be used to endorse or promote products derived | |
18 | * from this software without specific prior written permission. | |
19 | * | |
20 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
21 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
22 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
23 | * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
24 | * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
25 | * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
26 | * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
27 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
28 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
29 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
30 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
31 | */ | |
32 | ||
33 | #include <dt-bindings/interrupt-controller/arm-gic.h> | |
34 | ||
35 | /memreserve/ 0x84b00000 0x00000008; | |
36 | ||
37 | / { | |
38 | compatible = "brcm,ns2"; | |
39 | interrupt-parent = <&gic>; | |
40 | #address-cells = <2>; | |
41 | #size-cells = <2>; | |
42 | ||
43 | cpus { | |
44 | #address-cells = <2>; | |
45 | #size-cells = <0>; | |
46 | ||
47 | cpu@0 { | |
48 | device_type = "cpu"; | |
49 | compatible = "arm,cortex-a57", "arm,armv8"; | |
50 | reg = <0 0>; | |
51 | enable-method = "spin-table"; | |
52 | cpu-release-addr = <0 0x84b00000>; | |
33a93aa4 | 53 | next-level-cache = <&CLUSTER0_L2>; |
6aad8bf9 RJ |
54 | }; |
55 | ||
56 | cpu@1 { | |
57 | device_type = "cpu"; | |
58 | compatible = "arm,cortex-a57", "arm,armv8"; | |
59 | reg = <0 1>; | |
60 | enable-method = "spin-table"; | |
61 | cpu-release-addr = <0 0x84b00000>; | |
33a93aa4 | 62 | next-level-cache = <&CLUSTER0_L2>; |
6aad8bf9 RJ |
63 | }; |
64 | ||
65 | cpu@2 { | |
66 | device_type = "cpu"; | |
67 | compatible = "arm,cortex-a57", "arm,armv8"; | |
68 | reg = <0 2>; | |
69 | enable-method = "spin-table"; | |
70 | cpu-release-addr = <0 0x84b00000>; | |
33a93aa4 | 71 | next-level-cache = <&CLUSTER0_L2>; |
6aad8bf9 RJ |
72 | }; |
73 | ||
74 | cpu@3 { | |
75 | device_type = "cpu"; | |
76 | compatible = "arm,cortex-a57", "arm,armv8"; | |
77 | reg = <0 3>; | |
78 | enable-method = "spin-table"; | |
79 | cpu-release-addr = <0 0x84b00000>; | |
33a93aa4 AP |
80 | next-level-cache = <&CLUSTER0_L2>; |
81 | }; | |
82 | ||
83 | CLUSTER0_L2: l2-cache@000 { | |
84 | compatible = "cache"; | |
6aad8bf9 RJ |
85 | }; |
86 | }; | |
87 | ||
88 | timer { | |
89 | compatible = "arm,armv8-timer"; | |
90 | interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(0xff) | | |
91 | IRQ_TYPE_EDGE_RISING)>, | |
92 | <GIC_PPI 14 (GIC_CPU_MASK_RAW(0xff) | | |
93 | IRQ_TYPE_EDGE_RISING)>, | |
94 | <GIC_PPI 11 (GIC_CPU_MASK_RAW(0xff) | | |
95 | IRQ_TYPE_EDGE_RISING)>, | |
96 | <GIC_PPI 10 (GIC_CPU_MASK_RAW(0xff) | | |
97 | IRQ_TYPE_EDGE_RISING)>; | |
98 | }; | |
99 | ||
100 | soc: soc { | |
101 | compatible = "simple-bus"; | |
102 | #address-cells = <1>; | |
103 | #size-cells = <1>; | |
104 | ranges = <0 0 0 0xffffffff>; | |
105 | ||
106 | gic: interrupt-controller@65210000 { | |
107 | compatible = "arm,gic-400"; | |
108 | #interrupt-cells = <3>; | |
109 | interrupt-controller; | |
110 | reg = <0x65210000 0x1000>, | |
111 | <0x65220000 0x1000>, | |
112 | <0x65240000 0x2000>, | |
113 | <0x65260000 0x1000>; | |
114 | }; | |
115 | ||
116 | uart3: serial@66130000 { | |
117 | compatible = "snps,dw-apb-uart"; | |
118 | reg = <0x66130000 0x100>; | |
119 | interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH>; | |
120 | reg-shift = <2>; | |
121 | reg-io-width = <4>; | |
122 | clock-frequency = <23961600>; | |
123 | status = "disabled"; | |
124 | }; | |
125 | }; | |
126 | }; |