ARM: OMAP: Remove useless omap_sram_error function.
[linux-2.6-block.git] / arch / arm / plat-omap / common.c
CommitLineData
5e1c5ff4
TL
1/*
2 * linux/arch/arm/plat-omap/common.c
3 *
4 * Code common to all OMAP machines.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
5e1c5ff4
TL
10#include <linux/module.h>
11#include <linux/kernel.h>
12#include <linux/init.h>
13#include <linux/delay.h>
14#include <linux/pm.h>
15#include <linux/console.h>
16#include <linux/serial.h>
17#include <linux/tty.h>
18#include <linux/serial_8250.h>
19#include <linux/serial_reg.h>
f8ce2547 20#include <linux/clk.h>
fced80c7 21#include <linux/io.h>
5e1c5ff4 22
a09e64fb 23#include <mach/hardware.h>
5e1c5ff4
TL
24#include <asm/system.h>
25#include <asm/pgtable.h>
26#include <asm/mach/map.h>
92105bb7 27#include <asm/setup.h>
5e1c5ff4 28
a09e64fb
RK
29#include <mach/common.h>
30#include <mach/board.h>
31#include <mach/control.h>
32#include <mach/mux.h>
33#include <mach/fpga.h>
5e1c5ff4 34
a09e64fb 35#include <mach/clock.h>
5e1c5ff4 36
44595982
PW
37#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
38# include "../mach-omap2/sdrc.h"
39#endif
40
5e1c5ff4
TL
41#define NO_LENGTH_CHECK 0xffffffff
42
92105bb7
TL
43unsigned char omap_bootloader_tag[512];
44int omap_bootloader_tag_len;
5e1c5ff4
TL
45
46struct omap_board_config_kernel *omap_board_config;
92105bb7 47int omap_board_config_size;
5e1c5ff4
TL
48
49static const void *get_config(u16 tag, size_t len, int skip, size_t *len_out)
50{
51 struct omap_board_config_kernel *kinfo = NULL;
52 int i;
53
54#ifdef CONFIG_OMAP_BOOT_TAG
55 struct omap_board_config_entry *info = NULL;
56
57 if (omap_bootloader_tag_len > 4)
58 info = (struct omap_board_config_entry *) omap_bootloader_tag;
59 while (info != NULL) {
60 u8 *next;
61
62 if (info->tag == tag) {
63 if (skip == 0)
64 break;
65 skip--;
66 }
67
68 if ((info->len & 0x03) != 0) {
69 /* We bail out to avoid an alignment fault */
70 printk(KERN_ERR "OMAP peripheral config: Length (%d) not word-aligned (tag %04x)\n",
71 info->len, info->tag);
72 return NULL;
73 }
74 next = (u8 *) info + sizeof(*info) + info->len;
75 if (next >= omap_bootloader_tag + omap_bootloader_tag_len)
76 info = NULL;
77 else
78 info = (struct omap_board_config_entry *) next;
79 }
80 if (info != NULL) {
81 /* Check the length as a lame attempt to check for
6cbdc8c5 82 * binary inconsistency. */
5e1c5ff4
TL
83 if (len != NO_LENGTH_CHECK) {
84 /* Word-align len */
85 if (len & 0x03)
86 len = (len + 3) & ~0x03;
87 if (info->len != len) {
88 printk(KERN_ERR "OMAP peripheral config: Length mismatch with tag %x (want %d, got %d)\n",
89 tag, len, info->len);
90 return NULL;
91 }
92 }
93 if (len_out != NULL)
94 *len_out = info->len;
95 return info->data;
96 }
97#endif
98 /* Try to find the config from the board-specific structures
99 * in the kernel. */
100 for (i = 0; i < omap_board_config_size; i++) {
101 if (omap_board_config[i].tag == tag) {
c40fae95
TL
102 if (skip == 0) {
103 kinfo = &omap_board_config[i];
104 break;
105 } else {
106 skip--;
107 }
5e1c5ff4
TL
108 }
109 }
110 if (kinfo == NULL)
111 return NULL;
112 return kinfo->data;
113}
114
115const void *__omap_get_config(u16 tag, size_t len, int nr)
116{
117 return get_config(tag, len, nr, NULL);
118}
119EXPORT_SYMBOL(__omap_get_config);
120
121const void *omap_get_var_config(u16 tag, size_t *len)
122{
123 return get_config(tag, NO_LENGTH_CHECK, 0, len);
124}
125EXPORT_SYMBOL(omap_get_var_config);
126
127static int __init omap_add_serial_console(void)
128{
1a8bfa1e
TL
129 const struct omap_serial_console_config *con_info;
130 const struct omap_uart_config *uart_info;
131 static char speed[11], *opt = NULL;
132 int line, i, uart_idx;
133
134 uart_info = omap_get_config(OMAP_TAG_UART, struct omap_uart_config);
135 con_info = omap_get_config(OMAP_TAG_SERIAL_CONSOLE,
136 struct omap_serial_console_config);
137 if (uart_info == NULL || con_info == NULL)
138 return 0;
139
140 if (con_info->console_uart == 0)
141 return 0;
142
143 if (con_info->console_speed) {
144 snprintf(speed, sizeof(speed), "%u", con_info->console_speed);
145 opt = speed;
146 }
5e1c5ff4 147
1a8bfa1e
TL
148 uart_idx = con_info->console_uart - 1;
149 if (uart_idx >= OMAP_MAX_NR_PORTS) {
150 printk(KERN_INFO "Console: external UART#%d. "
151 "Not adding it as console this time.\n",
152 uart_idx + 1);
153 return 0;
154 }
155 if (!(uart_info->enabled_uarts & (1 << uart_idx))) {
156 printk(KERN_ERR "Console: Selected UART#%d is "
157 "not enabled for this platform\n",
158 uart_idx + 1);
159 return -1;
160 }
161 line = 0;
162 for (i = 0; i < uart_idx; i++) {
163 if (uart_info->enabled_uarts & (1 << i))
164 line++;
5e1c5ff4 165 }
1a8bfa1e 166 return add_preferred_console("ttyS", line, opt);
5e1c5ff4
TL
167}
168console_initcall(omap_add_serial_console);
075192ae
KH
169
170
171/*
172 * 32KHz clocksource ... always available, on pretty most chips except
173 * OMAP 730 and 1510. Other timers could be used as clocksources, with
174 * higher resolution in free-running counter modes (e.g. 12 MHz xtal),
175 * but systems won't necessarily want to spend resources that way.
176 */
177
a4ab0d83 178#define OMAP16XX_TIMER_32K_SYNCHRONIZED 0xfffbc410
075192ae 179
a4ab0d83 180#if !(defined(CONFIG_ARCH_OMAP730) || defined(CONFIG_ARCH_OMAP15XX))
075192ae
KH
181
182#include <linux/clocksource.h>
183
a4ab0d83
TL
184#ifdef CONFIG_ARCH_OMAP16XX
185static cycle_t omap16xx_32k_read(struct clocksource *cs)
186{
187 return omap_readl(OMAP16XX_TIMER_32K_SYNCHRONIZED);
188}
189#else
190#define omap16xx_32k_read NULL
191#endif
192
193#ifdef CONFIG_ARCH_OMAP2420
194static cycle_t omap2420_32k_read(struct clocksource *cs)
195{
196 return omap_readl(OMAP2420_32KSYNCT_BASE + 0x10);
197}
198#else
199#define omap2420_32k_read NULL
200#endif
201
202#ifdef CONFIG_ARCH_OMAP2430
203static cycle_t omap2430_32k_read(struct clocksource *cs)
204{
205 return omap_readl(OMAP2430_32KSYNCT_BASE + 0x10);
206}
207#else
208#define omap2430_32k_read NULL
209#endif
210
211#ifdef CONFIG_ARCH_OMAP34XX
212static cycle_t omap34xx_32k_read(struct clocksource *cs)
075192ae 213{
a4ab0d83
TL
214 return omap_readl(OMAP3430_32KSYNCT_BASE + 0x10);
215}
216#else
217#define omap34xx_32k_read NULL
218#endif
219
220/*
221 * Kernel assumes that sched_clock can be called early but may not have
222 * things ready yet.
223 */
224static cycle_t omap_32k_read_dummy(struct clocksource *cs)
225{
226 return 0;
075192ae
KH
227}
228
229static struct clocksource clocksource_32k = {
230 .name = "32k_counter",
231 .rating = 250,
a4ab0d83 232 .read = omap_32k_read_dummy,
075192ae
KH
233 .mask = CLOCKSOURCE_MASK(32),
234 .shift = 10,
235 .flags = CLOCK_SOURCE_IS_CONTINUOUS,
236};
237
f258b0c6
KH
238/*
239 * Returns current time from boot in nsecs. It's OK for this to wrap
240 * around for now, as it's just a relative time stamp.
241 */
242unsigned long long sched_clock(void)
243{
80ea3bac
AK
244 unsigned long long ret;
245
a4ab0d83 246 ret = (unsigned long long)clocksource_32k.read(&clocksource_32k);
80ea3bac
AK
247 ret = (ret * clocksource_32k.mult_orig) >> clocksource_32k.shift;
248 return ret;
f258b0c6
KH
249}
250
075192ae
KH
251static int __init omap_init_clocksource_32k(void)
252{
253 static char err[] __initdata = KERN_ERR
254 "%s: can't register clocksource!\n";
255
44595982
PW
256 if (cpu_is_omap16xx() || cpu_class_is_omap2()) {
257 struct clk *sync_32k_ick;
258
a4ab0d83
TL
259 if (cpu_is_omap16xx())
260 clocksource_32k.read = omap16xx_32k_read;
261 else if (cpu_is_omap2420())
262 clocksource_32k.read = omap2420_32k_read;
263 else if (cpu_is_omap2430())
264 clocksource_32k.read = omap2430_32k_read;
265 else if (cpu_is_omap34xx())
266 clocksource_32k.read = omap34xx_32k_read;
267 else
268 return -ENODEV;
269
44595982
PW
270 sync_32k_ick = clk_get(NULL, "omap_32ksync_ick");
271 if (sync_32k_ick)
272 clk_enable(sync_32k_ick);
273
075192ae
KH
274 clocksource_32k.mult = clocksource_hz2mult(32768,
275 clocksource_32k.shift);
276
277 if (clocksource_register(&clocksource_32k))
278 printk(err, clocksource_32k.name);
279 }
280 return 0;
281}
282arch_initcall(omap_init_clocksource_32k);
283
a4ab0d83 284#endif /* !(defined(CONFIG_ARCH_OMAP730) || defined(CONFIG_ARCH_OMAP15XX)) */
44595982
PW
285
286/* Global address base setup code */
287
a58caad1
TL
288#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
289
290static struct omap_globals *omap2_globals;
291
292static void __init __omap2_set_globals(void)
293{
0e564848 294 omap2_set_globals_tap(omap2_globals);
f2ab9977 295 omap2_set_globals_sdrc(omap2_globals);
a58caad1
TL
296 omap2_set_globals_control(omap2_globals);
297 omap2_set_globals_prcm(omap2_globals);
298}
299
300#endif
301
44595982 302#if defined(CONFIG_ARCH_OMAP2420)
a58caad1
TL
303
304static struct omap_globals omap242x_globals = {
0e564848 305 .class = OMAP242X_CLASS,
e8a91c95
RK
306 .tap = OMAP2_IO_ADDRESS(0x48014000),
307 .sdrc = OMAP2_IO_ADDRESS(OMAP2420_SDRC_BASE),
308 .sms = OMAP2_IO_ADDRESS(OMAP2420_SMS_BASE),
309 .ctrl = OMAP2_IO_ADDRESS(OMAP2420_CTRL_BASE),
310 .prm = OMAP2_IO_ADDRESS(OMAP2420_PRM_BASE),
311 .cm = OMAP2_IO_ADDRESS(OMAP2420_CM_BASE),
a58caad1
TL
312};
313
44595982
PW
314void __init omap2_set_globals_242x(void)
315{
a58caad1
TL
316 omap2_globals = &omap242x_globals;
317 __omap2_set_globals();
44595982
PW
318}
319#endif
320
321#if defined(CONFIG_ARCH_OMAP2430)
a58caad1
TL
322
323static struct omap_globals omap243x_globals = {
0e564848 324 .class = OMAP243X_CLASS,
e8a91c95
RK
325 .tap = OMAP2_IO_ADDRESS(0x4900a000),
326 .sdrc = OMAP2_IO_ADDRESS(OMAP243X_SDRC_BASE),
327 .sms = OMAP2_IO_ADDRESS(OMAP243X_SMS_BASE),
328 .ctrl = OMAP2_IO_ADDRESS(OMAP243X_CTRL_BASE),
329 .prm = OMAP2_IO_ADDRESS(OMAP2430_PRM_BASE),
330 .cm = OMAP2_IO_ADDRESS(OMAP2430_CM_BASE),
a58caad1
TL
331};
332
44595982
PW
333void __init omap2_set_globals_243x(void)
334{
a58caad1
TL
335 omap2_globals = &omap243x_globals;
336 __omap2_set_globals();
44595982
PW
337}
338#endif
339
340#if defined(CONFIG_ARCH_OMAP3430)
a58caad1
TL
341
342static struct omap_globals omap343x_globals = {
0e564848 343 .class = OMAP343X_CLASS,
e8a91c95
RK
344 .tap = OMAP2_IO_ADDRESS(0x4830A000),
345 .sdrc = OMAP2_IO_ADDRESS(OMAP343X_SDRC_BASE),
346 .sms = OMAP2_IO_ADDRESS(OMAP343X_SMS_BASE),
347 .ctrl = OMAP2_IO_ADDRESS(OMAP343X_CTRL_BASE),
348 .prm = OMAP2_IO_ADDRESS(OMAP3430_PRM_BASE),
349 .cm = OMAP2_IO_ADDRESS(OMAP3430_CM_BASE),
a58caad1
TL
350};
351
44595982
PW
352void __init omap2_set_globals_343x(void)
353{
a58caad1
TL
354 omap2_globals = &omap343x_globals;
355 __omap2_set_globals();
44595982
PW
356}
357#endif
358