ARM: Add Versatile Express SMP support
[linux-2.6-block.git] / arch / arm / mach-realview / realview_pb1176.c
CommitLineData
a0316b24
BB
1/*
2 * linux/arch/arm/mach-realview/realview_pb1176.c
3 *
4 * Copyright (C) 2008 ARM Limited
5 * Copyright (C) 2000 Deep Blue Solutions Ltd
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 */
21
22#include <linux/init.h>
23#include <linux/platform_device.h>
24#include <linux/sysdev.h>
25#include <linux/amba/bus.h>
eb7fffa3 26#include <linux/amba/pl061.h>
6ef297f8 27#include <linux/amba/mmci.h>
fced80c7 28#include <linux/io.h>
a0316b24 29
a09e64fb 30#include <mach/hardware.h>
a0316b24
BB
31#include <asm/irq.h>
32#include <asm/leds.h>
33#include <asm/mach-types.h>
34#include <asm/hardware/gic.h>
a0316b24
BB
35#include <asm/hardware/cache-l2x0.h>
36
37#include <asm/mach/arch.h>
38#include <asm/mach/flash.h>
39#include <asm/mach/map.h>
a0316b24
BB
40#include <asm/mach/time.h>
41
a09e64fb
RK
42#include <mach/board-pb1176.h>
43#include <mach/irqs.h>
a0316b24
BB
44
45#include "core.h"
a0316b24
BB
46
47static struct map_desc realview_pb1176_io_desc[] __initdata = {
48 {
49 .virtual = IO_ADDRESS(REALVIEW_SYS_BASE),
50 .pfn = __phys_to_pfn(REALVIEW_SYS_BASE),
51 .length = SZ_4K,
52 .type = MT_DEVICE,
53 }, {
54 .virtual = IO_ADDRESS(REALVIEW_PB1176_GIC_CPU_BASE),
55 .pfn = __phys_to_pfn(REALVIEW_PB1176_GIC_CPU_BASE),
56 .length = SZ_4K,
57 .type = MT_DEVICE,
58 }, {
59 .virtual = IO_ADDRESS(REALVIEW_PB1176_GIC_DIST_BASE),
60 .pfn = __phys_to_pfn(REALVIEW_PB1176_GIC_DIST_BASE),
61 .length = SZ_4K,
62 .type = MT_DEVICE,
63 }, {
64 .virtual = IO_ADDRESS(REALVIEW_DC1176_GIC_CPU_BASE),
65 .pfn = __phys_to_pfn(REALVIEW_DC1176_GIC_CPU_BASE),
66 .length = SZ_4K,
67 .type = MT_DEVICE,
68 }, {
69 .virtual = IO_ADDRESS(REALVIEW_DC1176_GIC_DIST_BASE),
70 .pfn = __phys_to_pfn(REALVIEW_DC1176_GIC_DIST_BASE),
71 .length = SZ_4K,
72 .type = MT_DEVICE,
73 }, {
74 .virtual = IO_ADDRESS(REALVIEW_SCTL_BASE),
75 .pfn = __phys_to_pfn(REALVIEW_SCTL_BASE),
76 .length = SZ_4K,
77 .type = MT_DEVICE,
78 }, {
79 .virtual = IO_ADDRESS(REALVIEW_PB1176_TIMER0_1_BASE),
80 .pfn = __phys_to_pfn(REALVIEW_PB1176_TIMER0_1_BASE),
81 .length = SZ_4K,
82 .type = MT_DEVICE,
83 }, {
84 .virtual = IO_ADDRESS(REALVIEW_PB1176_TIMER2_3_BASE),
85 .pfn = __phys_to_pfn(REALVIEW_PB1176_TIMER2_3_BASE),
86 .length = SZ_4K,
87 .type = MT_DEVICE,
88 }, {
89 .virtual = IO_ADDRESS(REALVIEW_PB1176_L220_BASE),
90 .pfn = __phys_to_pfn(REALVIEW_PB1176_L220_BASE),
91 .length = SZ_8K,
92 .type = MT_DEVICE,
93 },
94#ifdef CONFIG_DEBUG_LL
95 {
96 .virtual = IO_ADDRESS(REALVIEW_PB1176_UART0_BASE),
97 .pfn = __phys_to_pfn(REALVIEW_PB1176_UART0_BASE),
98 .length = SZ_4K,
99 .type = MT_DEVICE,
100 },
101#endif
102};
103
104static void __init realview_pb1176_map_io(void)
105{
106 iotable_init(realview_pb1176_io_desc, ARRAY_SIZE(realview_pb1176_io_desc));
107}
108
eb7fffa3
RK
109static struct pl061_platform_data gpio0_plat_data = {
110 .gpio_base = 0,
111 .irq_base = -1,
112};
113
114static struct pl061_platform_data gpio1_plat_data = {
115 .gpio_base = 8,
116 .irq_base = -1,
117};
118
119static struct pl061_platform_data gpio2_plat_data = {
120 .gpio_base = 16,
121 .irq_base = -1,
122};
123
a0316b24
BB
124/*
125 * RealView PB1176 AMBA devices
126 */
127#define GPIO2_IRQ { IRQ_PB1176_GPIO2, NO_IRQ }
128#define GPIO2_DMA { 0, 0 }
129#define GPIO3_IRQ { IRQ_PB1176_GPIO3, NO_IRQ }
130#define GPIO3_DMA { 0, 0 }
131#define AACI_IRQ { IRQ_PB1176_AACI, NO_IRQ }
132#define AACI_DMA { 0x80, 0x81 }
133#define MMCI0_IRQ { IRQ_PB1176_MMCI0A, IRQ_PB1176_MMCI0B }
134#define MMCI0_DMA { 0x84, 0 }
135#define KMI0_IRQ { IRQ_PB1176_KMI0, NO_IRQ }
136#define KMI0_DMA { 0, 0 }
137#define KMI1_IRQ { IRQ_PB1176_KMI1, NO_IRQ }
138#define KMI1_DMA { 0, 0 }
139#define PB1176_SMC_IRQ { NO_IRQ, NO_IRQ }
140#define PB1176_SMC_DMA { 0, 0 }
141#define MPMC_IRQ { NO_IRQ, NO_IRQ }
142#define MPMC_DMA { 0, 0 }
143#define PB1176_CLCD_IRQ { IRQ_DC1176_CLCD, NO_IRQ }
144#define PB1176_CLCD_DMA { 0, 0 }
145#define DMAC_IRQ { IRQ_PB1176_DMAC, NO_IRQ }
146#define DMAC_DMA { 0, 0 }
147#define SCTL_IRQ { NO_IRQ, NO_IRQ }
148#define SCTL_DMA { 0, 0 }
149#define PB1176_WATCHDOG_IRQ { IRQ_DC1176_WATCHDOG, NO_IRQ }
150#define PB1176_WATCHDOG_DMA { 0, 0 }
151#define PB1176_GPIO0_IRQ { IRQ_PB1176_GPIO0, NO_IRQ }
152#define PB1176_GPIO0_DMA { 0, 0 }
153#define GPIO1_IRQ { IRQ_PB1176_GPIO1, NO_IRQ }
154#define GPIO1_DMA { 0, 0 }
155#define PB1176_RTC_IRQ { IRQ_DC1176_RTC, NO_IRQ }
156#define PB1176_RTC_DMA { 0, 0 }
157#define SCI_IRQ { IRQ_PB1176_SCI, NO_IRQ }
158#define SCI_DMA { 7, 6 }
159#define PB1176_UART0_IRQ { IRQ_DC1176_UART0, NO_IRQ }
160#define PB1176_UART0_DMA { 15, 14 }
161#define PB1176_UART1_IRQ { IRQ_DC1176_UART1, NO_IRQ }
162#define PB1176_UART1_DMA { 13, 12 }
163#define PB1176_UART2_IRQ { IRQ_DC1176_UART2, NO_IRQ }
164#define PB1176_UART2_DMA { 11, 10 }
165#define PB1176_UART3_IRQ { IRQ_DC1176_UART3, NO_IRQ }
166#define PB1176_UART3_DMA { 0x86, 0x87 }
167#define PB1176_SSP_IRQ { IRQ_PB1176_SSP, NO_IRQ }
168#define PB1176_SSP_DMA { 9, 8 }
169
170/* FPGA Primecells */
4321532c
LW
171AMBA_DEVICE(aaci, "fpga:aaci", AACI, NULL);
172AMBA_DEVICE(mmc0, "fpga:mmc0", MMCI0, &realview_mmc0_plat_data);
173AMBA_DEVICE(kmi0, "fpga:kmi0", KMI0, NULL);
174AMBA_DEVICE(kmi1, "fpga:kmi1", KMI1, NULL);
175AMBA_DEVICE(uart3, "fpga:uart3", PB1176_UART3, NULL);
a0316b24
BB
176
177/* DevChip Primecells */
4321532c
LW
178AMBA_DEVICE(smc, "dev:smc", PB1176_SMC, NULL);
179AMBA_DEVICE(sctl, "dev:sctl", SCTL, NULL);
180AMBA_DEVICE(wdog, "dev:wdog", PB1176_WATCHDOG, NULL);
181AMBA_DEVICE(gpio0, "dev:gpio0", PB1176_GPIO0, &gpio0_plat_data);
182AMBA_DEVICE(gpio1, "dev:gpio1", GPIO1, &gpio1_plat_data);
183AMBA_DEVICE(gpio2, "dev:gpio2", GPIO2, &gpio2_plat_data);
184AMBA_DEVICE(rtc, "dev:rtc", PB1176_RTC, NULL);
185AMBA_DEVICE(sci0, "dev:sci0", SCI, NULL);
186AMBA_DEVICE(uart0, "dev:uart0", PB1176_UART0, NULL);
187AMBA_DEVICE(uart1, "dev:uart1", PB1176_UART1, NULL);
188AMBA_DEVICE(uart2, "dev:uart2", PB1176_UART2, NULL);
189AMBA_DEVICE(ssp0, "dev:ssp0", PB1176_SSP, NULL);
a0316b24
BB
190
191/* Primecells on the NEC ISSP chip */
4321532c
LW
192AMBA_DEVICE(clcd, "issp:clcd", PB1176_CLCD, &clcd_plat_data);
193//AMBA_DEVICE(dmac, "issp:dmac", PB1176_DMAC, NULL);
a0316b24
BB
194
195static struct amba_device *amba_devs[] __initdata = {
196// &dmac_device,
197 &uart0_device,
198 &uart1_device,
199 &uart2_device,
200 &uart3_device,
201 &smc_device,
202 &clcd_device,
203 &sctl_device,
204 &wdog_device,
205 &gpio0_device,
206 &gpio1_device,
207 &gpio2_device,
208 &rtc_device,
209 &sci0_device,
210 &ssp0_device,
211 &aaci_device,
212 &mmc0_device,
213 &kmi0_device,
214 &kmi1_device,
215};
216
217/*
218 * RealView PB1176 platform devices
219 */
af607747
CM
220static struct resource realview_pb1176_flash_resources[] = {
221 [0] = {
222 .start = REALVIEW_PB1176_FLASH_BASE,
223 .end = REALVIEW_PB1176_FLASH_BASE + REALVIEW_PB1176_FLASH_SIZE - 1,
224 .flags = IORESOURCE_MEM,
225 },
226 [1] = {
227 .start = REALVIEW_PB1176_SEC_FLASH_BASE,
228 .end = REALVIEW_PB1176_SEC_FLASH_BASE + REALVIEW_PB1176_SEC_FLASH_SIZE - 1,
229 .flags = IORESOURCE_MEM,
230 },
a0316b24 231};
af607747
CM
232#ifdef CONFIG_REALVIEW_PB1176_SECURE_FLASH
233#define PB1176_FLASH_BLOCKS 2
234#else
235#define PB1176_FLASH_BLOCKS 1
236#endif
a0316b24
BB
237
238static struct resource realview_pb1176_smsc911x_resources[] = {
239 [0] = {
240 .start = REALVIEW_PB1176_ETH_BASE,
241 .end = REALVIEW_PB1176_ETH_BASE + SZ_64K - 1,
242 .flags = IORESOURCE_MEM,
243 },
244 [1] = {
245 .start = IRQ_PB1176_ETH,
246 .end = IRQ_PB1176_ETH,
247 .flags = IORESOURCE_IRQ,
248 },
249};
250
7db21712
CM
251static struct resource realview_pb1176_isp1761_resources[] = {
252 [0] = {
253 .start = REALVIEW_PB1176_USB_BASE,
254 .end = REALVIEW_PB1176_USB_BASE + SZ_128K - 1,
255 .flags = IORESOURCE_MEM,
256 },
257 [1] = {
258 .start = IRQ_PB1176_USB,
259 .end = IRQ_PB1176_USB,
260 .flags = IORESOURCE_IRQ,
261 },
262};
263
a0316b24
BB
264static void __init gic_init_irq(void)
265{
266 /* ARM1176 DevChip GIC, primary */
267 gic_cpu_base_addr = __io_address(REALVIEW_DC1176_GIC_CPU_BASE);
268 gic_dist_init(0, __io_address(REALVIEW_DC1176_GIC_DIST_BASE), IRQ_DC1176_GIC_START);
269 gic_cpu_init(0, gic_cpu_base_addr);
270
271 /* board GIC, secondary */
272 gic_dist_init(1, __io_address(REALVIEW_PB1176_GIC_DIST_BASE), IRQ_PB1176_GIC_START);
273 gic_cpu_init(1, __io_address(REALVIEW_PB1176_GIC_CPU_BASE));
274 gic_cascade_irq(1, IRQ_DC1176_PB_IRQ1);
275}
276
277static void __init realview_pb1176_timer_init(void)
278{
279 timer0_va_base = __io_address(REALVIEW_PB1176_TIMER0_1_BASE);
280 timer1_va_base = __io_address(REALVIEW_PB1176_TIMER0_1_BASE) + 0x20;
281 timer2_va_base = __io_address(REALVIEW_PB1176_TIMER2_3_BASE);
282 timer3_va_base = __io_address(REALVIEW_PB1176_TIMER2_3_BASE) + 0x20;
283
284 realview_timer_init(IRQ_DC1176_TIMER0);
285}
286
287static struct sys_timer realview_pb1176_timer = {
288 .init = realview_pb1176_timer_init,
289};
290
426fcd2a
PJ
291static void realview_pb1176_reset(char mode)
292{
4c9f8be7
CT
293 void __iomem *reset_ctrl = __io_address(REALVIEW_SYS_RESETCTL);
294 void __iomem *lock_ctrl = __io_address(REALVIEW_SYS_LOCK);
295 __raw_writel(REALVIEW_SYS_LOCK_VAL, lock_ctrl);
296 __raw_writel(REALVIEW_PB1176_SYS_SOFT_RESET, reset_ctrl);
426fcd2a
PJ
297}
298
5b39d154
CM
299static void realview_pb1176_fixup(struct machine_desc *mdesc,
300 struct tag *tags, char **from,
301 struct meminfo *meminfo)
302{
303 /*
304 * RealView PB1176 only has 128MB of RAM mapped at 0.
305 */
306 meminfo->bank[0].start = 0;
307 meminfo->bank[0].size = SZ_128M;
308 meminfo->nr_banks = 1;
309}
310
a0316b24
BB
311static void __init realview_pb1176_init(void)
312{
313 int i;
314
ba927951 315#ifdef CONFIG_CACHE_L2X0
a0316b24
BB
316 /* 128Kb (16Kb/way) 8-way associativity. evmon/parity/share enabled. */
317 l2x0_init(__io_address(REALVIEW_PB1176_L220_BASE), 0x00730000, 0xfe000fff);
ba927951 318#endif
a0316b24 319
af607747
CM
320 realview_flash_register(realview_pb1176_flash_resources,
321 PB1176_FLASH_BLOCKS);
0a381330 322 realview_eth_register(NULL, realview_pb1176_smsc911x_resources);
533ad5e6 323 platform_device_register(&realview_i2c_device);
7db21712 324 realview_usb_register(realview_pb1176_isp1761_resources);
a0316b24
BB
325
326 for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
327 struct amba_device *d = amba_devs[i];
328 amba_device_register(d, &iomem_resource);
329 }
330
331#ifdef CONFIG_LEDS
332 leds_event = realview_leds_event;
333#endif
426fcd2a 334 realview_reset = realview_pb1176_reset;
a0316b24
BB
335}
336
337MACHINE_START(REALVIEW_PB1176, "ARM-RealView PB1176")
338 /* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
339 .phys_io = REALVIEW_PB1176_UART0_BASE,
340 .io_pg_offst = (IO_ADDRESS(REALVIEW_PB1176_UART0_BASE) >> 18) & 0xfffc,
70bb62f8 341 .boot_params = PHYS_OFFSET + 0x00000100,
5b39d154 342 .fixup = realview_pb1176_fixup,
a0316b24
BB
343 .map_io = realview_pb1176_map_io,
344 .init_irq = gic_init_irq,
345 .timer = &realview_pb1176_timer,
346 .init_machine = realview_pb1176_init,
347MACHINE_END