projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
davinci: DM646x: pass correct MUSB IRQs
[linux-2.6-block.git] / arch / arm / mach-davinci / include / mach / mux.h
CommitLineData
83f53220 1/*
5526b3f7 2 * Table of the DAVINCI register configurations for the PINMUX combinations
83f53220
VB		 3 *
4 * Author: Vladimir Barinov, MontaVista Software, Inc. <source@mvista.com>
5 *
5526b3f7
KH		 6 * Based on linux/include/asm-arm/arch-omap/mux.h:
7 * Copyright (C) 2003 - 2005 Nokia Corporation
8 *
9 * Written by Tony Lindgren
10 *
83f53220
VB		 11 * 2007 (c) MontaVista Software, Inc. This file is licensed under
12 * the terms of the GNU General Public License version 2. This program
13 * is licensed "as is" without any warranty of any kind, whether express
14 * or implied.
5526b3f7
KH		 15 *
16 * Copyright (C) 2008 Texas Instruments.
83f53220 17 */
5526b3f7
KH		 18
19#ifndef __INC_MACH_MUX_H
20#define __INC_MACH_MUX_H
21
5526b3f7
KH		 22struct mux_config {
23 const char *name;
24 const char *mux_reg_name;
25 const unsigned char mux_reg;
26 const unsigned char mask_offset;
27 const unsigned char mask;
28 const unsigned char mode;
29 bool debug;
30};
31
32enum davinci_dm644x_index {
33 /* ATA and HDDIR functions */
34 DM644X_HDIREN,
35 DM644X_ATAEN,
36 DM644X_ATAEN_DISABLE,
37
38 /* HPI functions */
39 DM644X_HPIEN_DISABLE,
40
41 /* AEAW functions */
42 DM644X_AEAW,
43
44 /* Memory Stick */
45 DM644X_MSTK,
46
47 /* I2C */
48 DM644X_I2C,
49
50 /* ASP function */
51 DM644X_MCBSP,
52
53 /* UART1 */
54 DM644X_UART1,
55
56 /* UART2 */
57 DM644X_UART2,
58
59 /* PWM0 */
60 DM644X_PWM0,
61
62 /* PWM1 */
63 DM644X_PWM1,
64
65 /* PWM2 */
66 DM644X_PWM2,
67
68 /* VLYNQ function */
69 DM644X_VLYNQEN,
70 DM644X_VLSCREN,
71 DM644X_VLYNQWD,
72
73 /* EMAC and MDIO function */
74 DM644X_EMACEN,
75
76 /* GPIO3V[0:16] pins */
77 DM644X_GPIO3V,
78
79 /* GPIO pins */
80 DM644X_GPIO0,
81 DM644X_GPIO3,
82 DM644X_GPIO43_44,
83 DM644X_GPIO46_47,
84
85 /* VPBE */
86 DM644X_RGB666,
87
88 /* LCD */
89 DM644X_LOEEN,
90 DM644X_LFLDEN,
91};
92
93enum davinci_dm646x_index {
94 /* ATA function */
95 DM646X_ATAEN,
96
97 /* AUDIO Clock */
98 DM646X_AUDCK1,
99 DM646X_AUDCK0,
100
101 /* CRGEN Control */
102 DM646X_CRGMUX,
103
104 /* VPIF Control */
105 DM646X_STSOMUX_DISABLE,
106 DM646X_STSIMUX_DISABLE,
107 DM646X_PTSOMUX_DISABLE,
108 DM646X_PTSIMUX_DISABLE,
109
110 /* TSIF Control */
111 DM646X_STSOMUX,
112 DM646X_STSIMUX,
113 DM646X_PTSOMUX_PARALLEL,
114 DM646X_PTSIMUX_PARALLEL,
115 DM646X_PTSOMUX_SERIAL,
116 DM646X_PTSIMUX_SERIAL,
117};
118
119enum davinci_dm355_index {
120 /* MMC/SD 0 */
121 DM355_MMCSD0,
122
123 /* MMC/SD 1 */
124 DM355_SD1_CLK,
125 DM355_SD1_CMD,
126 DM355_SD1_DATA3,
127 DM355_SD1_DATA2,
128 DM355_SD1_DATA1,
129 DM355_SD1_DATA0,
130
131 /* I2C */
132 DM355_I2C_SDA,
133 DM355_I2C_SCL,
134
135 /* ASP0 function */
136 DM355_MCBSP0_BDX,
137 DM355_MCBSP0_X,
138 DM355_MCBSP0_BFSX,
139 DM355_MCBSP0_BDR,
140 DM355_MCBSP0_R,
141 DM355_MCBSP0_BFSR,
142
143 /* SPI0 */
144 DM355_SPI0_SDI,
145 DM355_SPI0_SDENA0,
146 DM355_SPI0_SDENA1,
147
148 /* IRQ muxing */
149 DM355_INT_EDMA_CC,
150 DM355_INT_EDMA_TC0_ERR,
151 DM355_INT_EDMA_TC1_ERR,
152
153 /* EDMA event muxing */
154 DM355_EVT8_ASP1_TX,
155 DM355_EVT9_ASP1_RX,
156 DM355_EVT26_MMC0_RX,
157};
158
fb8fcb89
SP		 159enum davinci_dm365_index {
160 /* MMC/SD 0 */
161 DM365_MMCSD0,
162
163 /* MMC/SD 1 */
164 DM365_SD1_CLK,
165 DM365_SD1_CMD,
166 DM365_SD1_DATA3,
167 DM365_SD1_DATA2,
168 DM365_SD1_DATA1,
169 DM365_SD1_DATA0,
170
171 /* I2C */
172 DM365_I2C_SDA,
173 DM365_I2C_SCL,
174
175 /* AEMIF */
176 DM365_AEMIF_AR,
177 DM365_AEMIF_A3,
178 DM365_AEMIF_A7,
179 DM365_AEMIF_D15_8,
180 DM365_AEMIF_CE0,
181
182 /* ASP0 function */
183 DM365_MCBSP0_BDX,
184 DM365_MCBSP0_X,
185 DM365_MCBSP0_BFSX,
186 DM365_MCBSP0_BDR,
187 DM365_MCBSP0_R,
188 DM365_MCBSP0_BFSR,
189
190 /* SPI0 */
191 DM365_SPI0_SCLK,
192 DM365_SPI0_SDI,
193 DM365_SPI0_SDO,
194 DM365_SPI0_SDENA0,
195 DM365_SPI0_SDENA1,
196
197 /* UART */
198 DM365_UART0_RXD,
199 DM365_UART0_TXD,
200 DM365_UART1_RXD,
201 DM365_UART1_TXD,
202 DM365_UART1_RTS,
203 DM365_UART1_CTS,
204
205 /* EMAC */
206 DM365_EMAC_TX_EN,
207 DM365_EMAC_TX_CLK,
208 DM365_EMAC_COL,
209 DM365_EMAC_TXD3,
210 DM365_EMAC_TXD2,
211 DM365_EMAC_TXD1,
212 DM365_EMAC_TXD0,
213 DM365_EMAC_RXD3,
214 DM365_EMAC_RXD2,
215 DM365_EMAC_RXD1,
216 DM365_EMAC_RXD0,
217 DM365_EMAC_RX_CLK,
218 DM365_EMAC_RX_DV,
219 DM365_EMAC_RX_ER,
220 DM365_EMAC_CRS,
221 DM365_EMAC_MDIO,
222 DM365_EMAC_MDCLK,
223
9f513153
SP		 224 /* Keypad */
225 DM365_KEYPAD,
226
af5dbaef
SP		 227 /* PWM */
228 DM365_PWM0,
229 DM365_PWM0_G23,
230 DM365_PWM1,
231 DM365_PWM1_G25,
232 DM365_PWM2_G87,
233 DM365_PWM2_G88,
234 DM365_PWM2_G89,
235 DM365_PWM2_G90,
236 DM365_PWM3_G80,
237 DM365_PWM3_G81,
238 DM365_PWM3_G85,
239 DM365_PWM3_G86,
240
241 /* SPI1 */
242 DM365_SPI1_SCLK,
243 DM365_SPI1_SDO,
244 DM365_SPI1_SDI,
245 DM365_SPI1_SDENA0,
246 DM365_SPI1_SDENA1,
247
248 /* SPI2 */
249 DM365_SPI2_SCLK,
250 DM365_SPI2_SDO,
251 DM365_SPI2_SDI,
252 DM365_SPI2_SDENA0,
253 DM365_SPI2_SDENA1,
254
255 /* SPI3 */
256 DM365_SPI3_SCLK,
257 DM365_SPI3_SDO,
258 DM365_SPI3_SDI,
259 DM365_SPI3_SDENA0,
260 DM365_SPI3_SDENA1,
261
262 /* SPI4 */
263 DM365_SPI4_SCLK,
264 DM365_SPI4_SDO,
265 DM365_SPI4_SDI,
266 DM365_SPI4_SDENA0,
267 DM365_SPI4_SDENA1,
268
269 /* GPIO */
270 DM365_GPIO20,
271 DM365_GPIO33,
272 DM365_GPIO40,
273
274 /* Video */
275 DM365_VOUT_FIELD,
276 DM365_VOUT_FIELD_G81,
277 DM365_VOUT_HVSYNC,
278 DM365_VOUT_COUTL_EN,
279 DM365_VOUT_COUTH_EN,
280 DM365_VIN_CAM_WEN,
281 DM365_VIN_CAM_VD,
282 DM365_VIN_CAM_HD,
283 DM365_VIN_YIN_EN,
284
fb8fcb89
SP		 285 /* IRQ muxing */
286 DM365_INT_EDMA_CC,
287 DM365_INT_EDMA_TC0_ERR,
288 DM365_INT_EDMA_TC1_ERR,
9f513153
SP		 289 DM365_INT_EDMA_TC2_ERR,
290 DM365_INT_EDMA_TC3_ERR,
fb8fcb89
SP		 291 DM365_INT_PRTCSS,
292 DM365_INT_EMAC_RXTHRESH,
293 DM365_INT_EMAC_RXPULSE,
294 DM365_INT_EMAC_TXPULSE,
295 DM365_INT_EMAC_MISCPULSE,
296
297 /* EDMA event muxing */
298 DM365_EVT2_ASP_TX,
299 DM365_EVT3_ASP_RX,
300 DM365_EVT26_MMC0_RX,
301};
302
55c79a40
MG		 303enum da830_index {
304 DA830_GPIO7_14,
305 DA830_RTCK,
306 DA830_GPIO7_15,
307 DA830_EMU_0,
308 DA830_EMB_SDCKE,
309 DA830_EMB_CLK_GLUE,
310 DA830_EMB_CLK,
311 DA830_NEMB_CS_0,
312 DA830_NEMB_CAS,
313 DA830_NEMB_RAS,
314 DA830_NEMB_WE,
315 DA830_EMB_BA_1,
316 DA830_EMB_BA_0,
317 DA830_EMB_A_0,
318 DA830_EMB_A_1,
319 DA830_EMB_A_2,
320 DA830_EMB_A_3,
321 DA830_EMB_A_4,
322 DA830_EMB_A_5,
323 DA830_GPIO7_0,
324 DA830_GPIO7_1,
325 DA830_GPIO7_2,
326 DA830_GPIO7_3,
327 DA830_GPIO7_4,
328 DA830_GPIO7_5,
329 DA830_GPIO7_6,
330 DA830_GPIO7_7,
331 DA830_EMB_A_6,
332 DA830_EMB_A_7,
333 DA830_EMB_A_8,
334 DA830_EMB_A_9,
335 DA830_EMB_A_10,
336 DA830_EMB_A_11,
337 DA830_EMB_A_12,
338 DA830_EMB_D_31,
339 DA830_GPIO7_8,
340 DA830_GPIO7_9,
341 DA830_GPIO7_10,
342 DA830_GPIO7_11,
343 DA830_GPIO7_12,
344 DA830_GPIO7_13,
345 DA830_GPIO3_13,
346 DA830_EMB_D_30,
347 DA830_EMB_D_29,
348 DA830_EMB_D_28,
349 DA830_EMB_D_27,
350 DA830_EMB_D_26,
351 DA830_EMB_D_25,
352 DA830_EMB_D_24,
353 DA830_EMB_D_23,
354 DA830_EMB_D_22,
355 DA830_EMB_D_21,
356 DA830_EMB_D_20,
357 DA830_EMB_D_19,
358 DA830_EMB_D_18,
359 DA830_EMB_D_17,
360 DA830_EMB_D_16,
361 DA830_NEMB_WE_DQM_3,
362 DA830_NEMB_WE_DQM_2,
363 DA830_EMB_D_0,
364 DA830_EMB_D_1,
365 DA830_EMB_D_2,
366 DA830_EMB_D_3,
367 DA830_EMB_D_4,
368 DA830_EMB_D_5,
369 DA830_EMB_D_6,
370 DA830_GPIO6_0,
371 DA830_GPIO6_1,
372 DA830_GPIO6_2,
373 DA830_GPIO6_3,
374 DA830_GPIO6_4,
375 DA830_GPIO6_5,
376 DA830_GPIO6_6,
377 DA830_EMB_D_7,
378 DA830_EMB_D_8,
379 DA830_EMB_D_9,
380 DA830_EMB_D_10,
381 DA830_EMB_D_11,
382 DA830_EMB_D_12,
383 DA830_EMB_D_13,
384 DA830_EMB_D_14,
385 DA830_GPIO6_7,
386 DA830_GPIO6_8,
387 DA830_GPIO6_9,
388 DA830_GPIO6_10,
389 DA830_GPIO6_11,
390 DA830_GPIO6_12,
391 DA830_GPIO6_13,
392 DA830_GPIO6_14,
393 DA830_EMB_D_15,
394 DA830_NEMB_WE_DQM_1,
395 DA830_NEMB_WE_DQM_0,
396 DA830_SPI0_SOMI_0,
397 DA830_SPI0_SIMO_0,
398 DA830_SPI0_CLK,
399 DA830_NSPI0_ENA,
400 DA830_NSPI0_SCS_0,
401 DA830_EQEP0I,
402 DA830_EQEP0S,
403 DA830_EQEP1I,
404 DA830_NUART0_CTS,
405 DA830_NUART0_RTS,
406 DA830_EQEP0A,
407 DA830_EQEP0B,
408 DA830_GPIO6_15,
409 DA830_GPIO5_14,
410 DA830_GPIO5_15,
411 DA830_GPIO5_0,
412 DA830_GPIO5_1,
413 DA830_GPIO5_2,
414 DA830_GPIO5_3,
415 DA830_GPIO5_4,
416 DA830_SPI1_SOMI_0,
417 DA830_SPI1_SIMO_0,
418 DA830_SPI1_CLK,
419 DA830_UART0_RXD,
420 DA830_UART0_TXD,
421 DA830_AXR1_10,
422 DA830_AXR1_11,
423 DA830_NSPI1_ENA,
424 DA830_I2C1_SCL,
425 DA830_I2C1_SDA,
426 DA830_EQEP1S,
427 DA830_I2C0_SDA,
428 DA830_I2C0_SCL,
429 DA830_UART2_RXD,
430 DA830_TM64P0_IN12,
431 DA830_TM64P0_OUT12,
432 DA830_GPIO5_5,
433 DA830_GPIO5_6,
434 DA830_GPIO5_7,
435 DA830_GPIO5_8,
436 DA830_GPIO5_9,
437 DA830_GPIO5_10,
438 DA830_GPIO5_11,
439 DA830_GPIO5_12,
440 DA830_NSPI1_SCS_0,
441 DA830_USB0_DRVVBUS,
442 DA830_AHCLKX0,
443 DA830_ACLKX0,
444 DA830_AFSX0,
445 DA830_AHCLKR0,
446 DA830_ACLKR0,
447 DA830_AFSR0,
448 DA830_UART2_TXD,
449 DA830_AHCLKX2,
450 DA830_ECAP0_APWM0,
451 DA830_RMII_MHZ_50_CLK,
452 DA830_ECAP1_APWM1,
453 DA830_USB_REFCLKIN,
454 DA830_GPIO5_13,
455 DA830_GPIO4_15,
456 DA830_GPIO2_11,
457 DA830_GPIO2_12,
458 DA830_GPIO2_13,
459 DA830_GPIO2_14,
460 DA830_GPIO2_15,
461 DA830_GPIO3_12,
462 DA830_AMUTE0,
463 DA830_AXR0_0,
464 DA830_AXR0_1,
465 DA830_AXR0_2,
466 DA830_AXR0_3,
467 DA830_AXR0_4,
468 DA830_AXR0_5,
469 DA830_AXR0_6,
470 DA830_RMII_TXD_0,
471 DA830_RMII_TXD_1,
472 DA830_RMII_TXEN,
473 DA830_RMII_CRS_DV,
474 DA830_RMII_RXD_0,
475 DA830_RMII_RXD_1,
476 DA830_RMII_RXER,
477 DA830_AFSR2,
478 DA830_ACLKX2,
479 DA830_AXR2_3,
480 DA830_AXR2_2,
481 DA830_AXR2_1,
482 DA830_AFSX2,
483 DA830_ACLKR2,
484 DA830_NRESETOUT,
485 DA830_GPIO3_0,
486 DA830_GPIO3_1,
487 DA830_GPIO3_2,
488 DA830_GPIO3_3,
489 DA830_GPIO3_4,
490 DA830_GPIO3_5,
491 DA830_GPIO3_6,
492 DA830_AXR0_7,
493 DA830_AXR0_8,
494 DA830_UART1_RXD,
495 DA830_UART1_TXD,
496 DA830_AXR0_11,
497 DA830_AHCLKX1,
498 DA830_ACLKX1,
499 DA830_AFSX1,
500 DA830_MDIO_CLK,
501 DA830_MDIO_D,
502 DA830_AXR0_9,
503 DA830_AXR0_10,
504 DA830_EPWM0B,
505 DA830_EPWM0A,
506 DA830_EPWMSYNCI,
507 DA830_AXR2_0,
508 DA830_EPWMSYNC0,
509 DA830_GPIO3_7,
510 DA830_GPIO3_8,
511 DA830_GPIO3_9,
512 DA830_GPIO3_10,
513 DA830_GPIO3_11,
514 DA830_GPIO3_14,
515 DA830_GPIO3_15,
516 DA830_GPIO4_10,
517 DA830_AHCLKR1,
518 DA830_ACLKR1,
519 DA830_AFSR1,
520 DA830_AMUTE1,
521 DA830_AXR1_0,
522 DA830_AXR1_1,
523 DA830_AXR1_2,
524 DA830_AXR1_3,
525 DA830_ECAP2_APWM2,
526 DA830_EHRPWMGLUETZ,
527 DA830_EQEP1A,
528 DA830_GPIO4_11,
529 DA830_GPIO4_12,
530 DA830_GPIO4_13,
531 DA830_GPIO4_14,
532 DA830_GPIO4_0,
533 DA830_GPIO4_1,
534 DA830_GPIO4_2,
535 DA830_GPIO4_3,
536 DA830_AXR1_4,
537 DA830_AXR1_5,
538 DA830_AXR1_6,
539 DA830_AXR1_7,
540 DA830_AXR1_8,
541 DA830_AXR1_9,
542 DA830_EMA_D_0,
543 DA830_EMA_D_1,
544 DA830_EQEP1B,
545 DA830_EPWM2B,
546 DA830_EPWM2A,
547 DA830_EPWM1B,
548 DA830_EPWM1A,
549 DA830_MMCSD_DAT_0,
550 DA830_MMCSD_DAT_1,
551 DA830_UHPI_HD_0,
552 DA830_UHPI_HD_1,
553 DA830_GPIO4_4,
554 DA830_GPIO4_5,
555 DA830_GPIO4_6,
556 DA830_GPIO4_7,
557 DA830_GPIO4_8,
558 DA830_GPIO4_9,
559 DA830_GPIO0_0,
560 DA830_GPIO0_1,
561 DA830_EMA_D_2,
562 DA830_EMA_D_3,
563 DA830_EMA_D_4,
564 DA830_EMA_D_5,
565 DA830_EMA_D_6,
566 DA830_EMA_D_7,
567 DA830_EMA_D_8,
568 DA830_EMA_D_9,
569 DA830_MMCSD_DAT_2,
570 DA830_MMCSD_DAT_3,
571 DA830_MMCSD_DAT_4,
572 DA830_MMCSD_DAT_5,
573 DA830_MMCSD_DAT_6,
574 DA830_MMCSD_DAT_7,
575 DA830_UHPI_HD_8,
576 DA830_UHPI_HD_9,
577 DA830_UHPI_HD_2,
578 DA830_UHPI_HD_3,
579 DA830_UHPI_HD_4,
580 DA830_UHPI_HD_5,
581 DA830_UHPI_HD_6,
582 DA830_UHPI_HD_7,
583 DA830_LCD_D_8,
584 DA830_LCD_D_9,
585 DA830_GPIO0_2,
586 DA830_GPIO0_3,
587 DA830_GPIO0_4,
588 DA830_GPIO0_5,
589 DA830_GPIO0_6,
590 DA830_GPIO0_7,
591 DA830_GPIO0_8,
592 DA830_GPIO0_9,
593 DA830_EMA_D_10,
594 DA830_EMA_D_11,
595 DA830_EMA_D_12,
596 DA830_EMA_D_13,
597 DA830_EMA_D_14,
598 DA830_EMA_D_15,
599 DA830_EMA_A_0,
600 DA830_EMA_A_1,
601 DA830_UHPI_HD_10,
602 DA830_UHPI_HD_11,
603 DA830_UHPI_HD_12,
604 DA830_UHPI_HD_13,
605 DA830_UHPI_HD_14,
606 DA830_UHPI_HD_15,
607 DA830_LCD_D_7,
608 DA830_MMCSD_CLK,
609 DA830_LCD_D_10,
610 DA830_LCD_D_11,
611 DA830_LCD_D_12,
612 DA830_LCD_D_13,
613 DA830_LCD_D_14,
614 DA830_LCD_D_15,
615 DA830_UHPI_HCNTL0,
616 DA830_GPIO0_10,
617 DA830_GPIO0_11,
618 DA830_GPIO0_12,
619 DA830_GPIO0_13,
620 DA830_GPIO0_14,
621 DA830_GPIO0_15,
622 DA830_GPIO1_0,
623 DA830_GPIO1_1,
624 DA830_EMA_A_2,
625 DA830_EMA_A_3,
626 DA830_EMA_A_4,
627 DA830_EMA_A_5,
628 DA830_EMA_A_6,
629 DA830_EMA_A_7,
630 DA830_EMA_A_8,
631 DA830_EMA_A_9,
632 DA830_MMCSD_CMD,
633 DA830_LCD_D_6,
634 DA830_LCD_D_3,
635 DA830_LCD_D_2,
636 DA830_LCD_D_1,
637 DA830_LCD_D_0,
638 DA830_LCD_PCLK,
639 DA830_LCD_HSYNC,
640 DA830_UHPI_HCNTL1,
641 DA830_GPIO1_2,
642 DA830_GPIO1_3,
643 DA830_GPIO1_4,
644 DA830_GPIO1_5,
645 DA830_GPIO1_6,
646 DA830_GPIO1_7,
647 DA830_GPIO1_8,
648 DA830_GPIO1_9,
649 DA830_EMA_A_10,
650 DA830_EMA_A_11,
651 DA830_EMA_A_12,
652 DA830_EMA_BA_1,
653 DA830_EMA_BA_0,
654 DA830_EMA_CLK,
655 DA830_EMA_SDCKE,
656 DA830_NEMA_CAS,
657 DA830_LCD_VSYNC,
658 DA830_NLCD_AC_ENB_CS,
659 DA830_LCD_MCLK,
660 DA830_LCD_D_5,
661 DA830_LCD_D_4,
662 DA830_OBSCLK,
663 DA830_NEMA_CS_4,
664 DA830_UHPI_HHWIL,
665 DA830_AHCLKR2,
666 DA830_GPIO1_10,
667 DA830_GPIO1_11,
668 DA830_GPIO1_12,
669 DA830_GPIO1_13,
670 DA830_GPIO1_14,
671 DA830_GPIO1_15,
672 DA830_GPIO2_0,
673 DA830_GPIO2_1,
674 DA830_NEMA_RAS,
675 DA830_NEMA_WE,
676 DA830_NEMA_CS_0,
677 DA830_NEMA_CS_2,
678 DA830_NEMA_CS_3,
679 DA830_NEMA_OE,
680 DA830_NEMA_WE_DQM_1,
681 DA830_NEMA_WE_DQM_0,
682 DA830_NEMA_CS_5,
683 DA830_UHPI_HRNW,
684 DA830_NUHPI_HAS,
685 DA830_NUHPI_HCS,
686 DA830_NUHPI_HDS1,
687 DA830_NUHPI_HDS2,
688 DA830_NUHPI_HINT,
689 DA830_AXR0_12,
690 DA830_AMUTE2,
691 DA830_AXR0_13,
692 DA830_AXR0_14,
693 DA830_AXR0_15,
694 DA830_GPIO2_2,
695 DA830_GPIO2_3,
696 DA830_GPIO2_4,
697 DA830_GPIO2_5,
698 DA830_GPIO2_6,
699 DA830_GPIO2_7,
700 DA830_GPIO2_8,
701 DA830_GPIO2_9,
702 DA830_EMA_WAIT_0,
703 DA830_NUHPI_HRDY,
704 DA830_GPIO2_10,
705};
706
5526b3f7
KH		 707#ifdef CONFIG_DAVINCI_MUX
708/* setup pin muxing */
5526b3f7
KH		 709extern int davinci_cfg_reg(unsigned long reg_cfg);
710#else
711/* boot loader does it all (no warnings from CONFIG_DAVINCI_MUX_WARNINGS) */
5526b3f7
KH		 712static inline int davinci_cfg_reg(unsigned long reg_cfg) { return 0; }
713#endif
714
715#endif /* __INC_MACH_MUX_H */
Linux 6.x block layer and io_uring tree(s)