Commit | Line | Data |
---|---|---|
c0c2cdbf MZ |
1 | /* |
2 | * Copyright (C) 2012-2015 - ARM Ltd | |
3 | * Author: Marc Zyngier <marc.zyngier@arm.com> | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License version 2 as | |
7 | * published by the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
12 | * GNU General Public License for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
16 | */ | |
17 | ||
18 | #include <linux/compiler.h> | |
19 | #include <linux/irqchip/arm-gic.h> | |
20 | #include <linux/kvm_host.h> | |
21 | ||
f1c9cad7 | 22 | #include <asm/kvm_hyp.h> |
c0c2cdbf MZ |
23 | |
24 | /* vcpu is already in the HYP VA space */ | |
25 | void __hyp_text __vgic_v2_save_state(struct kvm_vcpu *vcpu) | |
26 | { | |
27 | struct kvm *kvm = kern_hyp_va(vcpu->kvm); | |
28 | struct vgic_v2_cpu_if *cpu_if = &vcpu->arch.vgic_cpu.vgic_v2; | |
29 | struct vgic_dist *vgic = &kvm->arch.vgic; | |
30 | void __iomem *base = kern_hyp_va(vgic->vctrl_base); | |
31 | u32 eisr0, eisr1, elrsr0, elrsr1; | |
32 | int i, nr_lr; | |
33 | ||
34 | if (!base) | |
35 | return; | |
36 | ||
37 | nr_lr = vcpu->arch.vgic_cpu.nr_lr; | |
38 | cpu_if->vgic_vmcr = readl_relaxed(base + GICH_VMCR); | |
39 | cpu_if->vgic_misr = readl_relaxed(base + GICH_MISR); | |
40 | eisr0 = readl_relaxed(base + GICH_EISR0); | |
41 | elrsr0 = readl_relaxed(base + GICH_ELRSR0); | |
42 | if (unlikely(nr_lr > 32)) { | |
43 | eisr1 = readl_relaxed(base + GICH_EISR1); | |
44 | elrsr1 = readl_relaxed(base + GICH_ELRSR1); | |
45 | } else { | |
46 | eisr1 = elrsr1 = 0; | |
47 | } | |
48 | #ifdef CONFIG_CPU_BIG_ENDIAN | |
49 | cpu_if->vgic_eisr = ((u64)eisr0 << 32) | eisr1; | |
50 | cpu_if->vgic_elrsr = ((u64)elrsr0 << 32) | elrsr1; | |
51 | #else | |
52 | cpu_if->vgic_eisr = ((u64)eisr1 << 32) | eisr0; | |
53 | cpu_if->vgic_elrsr = ((u64)elrsr1 << 32) | elrsr0; | |
54 | #endif | |
55 | cpu_if->vgic_apr = readl_relaxed(base + GICH_APR); | |
56 | ||
57 | writel_relaxed(0, base + GICH_HCR); | |
58 | ||
59 | for (i = 0; i < nr_lr; i++) | |
60 | cpu_if->vgic_lr[i] = readl_relaxed(base + GICH_LR0 + (i * 4)); | |
61 | } | |
62 | ||
63 | /* vcpu is already in the HYP VA space */ | |
64 | void __hyp_text __vgic_v2_restore_state(struct kvm_vcpu *vcpu) | |
65 | { | |
66 | struct kvm *kvm = kern_hyp_va(vcpu->kvm); | |
67 | struct vgic_v2_cpu_if *cpu_if = &vcpu->arch.vgic_cpu.vgic_v2; | |
68 | struct vgic_dist *vgic = &kvm->arch.vgic; | |
69 | void __iomem *base = kern_hyp_va(vgic->vctrl_base); | |
70 | int i, nr_lr; | |
71 | ||
72 | if (!base) | |
73 | return; | |
74 | ||
75 | writel_relaxed(cpu_if->vgic_hcr, base + GICH_HCR); | |
76 | writel_relaxed(cpu_if->vgic_vmcr, base + GICH_VMCR); | |
77 | writel_relaxed(cpu_if->vgic_apr, base + GICH_APR); | |
78 | ||
79 | nr_lr = vcpu->arch.vgic_cpu.nr_lr; | |
80 | for (i = 0; i < nr_lr; i++) | |
81 | writel_relaxed(cpu_if->vgic_lr[i], base + GICH_LR0 + (i * 4)); | |
82 | } |