Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
15d07dc9 RK |
2 | #ifndef __ASM_ARM_CP15_H |
3 | #define __ASM_ARM_CP15_H | |
4 | ||
9f97da78 | 5 | #include <asm/barrier.h> |
15d07dc9 RK |
6 | |
7 | /* | |
8 | * CR1 bits (CP#15 CR1) | |
9 | */ | |
10 | #define CR_M (1 << 0) /* MMU enable */ | |
11 | #define CR_A (1 << 1) /* Alignment abort enable */ | |
12 | #define CR_C (1 << 2) /* Dcache enable */ | |
13 | #define CR_W (1 << 3) /* Write buffer enable */ | |
14 | #define CR_P (1 << 4) /* 32-bit exception handler */ | |
15 | #define CR_D (1 << 5) /* 32-bit data address range */ | |
16 | #define CR_L (1 << 6) /* Implementation defined */ | |
17 | #define CR_B (1 << 7) /* Big endian */ | |
18 | #define CR_S (1 << 8) /* System MMU protection */ | |
19 | #define CR_R (1 << 9) /* ROM MMU protection */ | |
20 | #define CR_F (1 << 10) /* Implementation defined */ | |
21 | #define CR_Z (1 << 11) /* Implementation defined */ | |
22 | #define CR_I (1 << 12) /* Icache enable */ | |
23 | #define CR_V (1 << 13) /* Vectors relocated to 0xffff0000 */ | |
24 | #define CR_RR (1 << 14) /* Round Robin cache replacement */ | |
25 | #define CR_L4 (1 << 15) /* LDR pc can set T bit */ | |
26 | #define CR_DT (1 << 16) | |
aca7e592 JA |
27 | #ifdef CONFIG_MMU |
28 | #define CR_HA (1 << 17) /* Hardware management of Access Flag */ | |
29 | #else | |
30 | #define CR_BR (1 << 17) /* MPU Background region enable (PMSA) */ | |
31 | #endif | |
15d07dc9 RK |
32 | #define CR_IT (1 << 18) |
33 | #define CR_ST (1 << 19) | |
34 | #define CR_FI (1 << 21) /* Fast interrupt (lower latency mode) */ | |
35 | #define CR_U (1 << 22) /* Unaligned access operation */ | |
36 | #define CR_XP (1 << 23) /* Extended page tables */ | |
37 | #define CR_VE (1 << 24) /* Vectored interrupts */ | |
38 | #define CR_EE (1 << 25) /* Exception (Big) Endian */ | |
39 | #define CR_TRE (1 << 28) /* TEX remap enable */ | |
40 | #define CR_AFE (1 << 29) /* Access flag enable */ | |
41 | #define CR_TE (1 << 30) /* Thumb exception enable */ | |
42 | ||
43 | #ifndef __ASSEMBLY__ | |
44 | ||
45 | #if __LINUX_ARM_ARCH__ >= 4 | |
4585eaff | 46 | #define vectors_high() (get_cr() & CR_V) |
15d07dc9 RK |
47 | #else |
48 | #define vectors_high() (0) | |
49 | #endif | |
50 | ||
b849a60e UKK |
51 | #ifdef CONFIG_CPU_CP15 |
52 | ||
4f254638 VM |
53 | #define __ACCESS_CP15(CRn, Op1, CRm, Op2) \ |
54 | "mrc", "mcr", __stringify(p15, Op1, %0, CRn, CRm, Op2), u32 | |
55 | #define __ACCESS_CP15_64(Op1, CRm) \ | |
56 | "mrrc", "mcrr", __stringify(p15, Op1, %Q0, %R0, CRm), u64 | |
57 | ||
58 | #define __read_sysreg(r, w, c, t) ({ \ | |
59 | t __val; \ | |
60 | asm volatile(r " " c : "=r" (__val)); \ | |
61 | __val; \ | |
62 | }) | |
63 | #define read_sysreg(...) __read_sysreg(__VA_ARGS__) | |
64 | ||
65 | #define __write_sysreg(v, r, w, c, t) asm volatile(w " " c : : "r" ((t)(v))) | |
66 | #define write_sysreg(v, ...) __write_sysreg(v, __VA_ARGS__) | |
67 | ||
15d07dc9 RK |
68 | extern unsigned long cr_alignment; /* defined in entry-armv.S */ |
69 | ||
7668fd57 | 70 | static inline unsigned long get_cr(void) |
15d07dc9 | 71 | { |
7668fd57 | 72 | unsigned long val; |
15d07dc9 RK |
73 | asm("mrc p15, 0, %0, c1, c0, 0 @ get CR" : "=r" (val) : : "cc"); |
74 | return val; | |
75 | } | |
76 | ||
7668fd57 | 77 | static inline void set_cr(unsigned long val) |
15d07dc9 RK |
78 | { |
79 | asm volatile("mcr p15, 0, %0, c1, c0, 0 @ set CR" | |
80 | : : "r" (val) : "cc"); | |
81 | isb(); | |
82 | } | |
83 | ||
bbc8d77d RH |
84 | static inline unsigned int get_auxcr(void) |
85 | { | |
86 | unsigned int val; | |
87 | asm("mrc p15, 0, %0, c1, c0, 1 @ get AUXCR" : "=r" (val)); | |
88 | return val; | |
89 | } | |
90 | ||
91 | static inline void set_auxcr(unsigned int val) | |
92 | { | |
93 | asm volatile("mcr p15, 0, %0, c1, c0, 1 @ set AUXCR" | |
94 | : : "r" (val)); | |
95 | isb(); | |
96 | } | |
97 | ||
15d07dc9 RK |
98 | #define CPACC_FULL(n) (3 << (n * 2)) |
99 | #define CPACC_SVC(n) (1 << (n * 2)) | |
100 | #define CPACC_DISABLE(n) (0 << (n * 2)) | |
101 | ||
102 | static inline unsigned int get_copro_access(void) | |
103 | { | |
104 | unsigned int val; | |
105 | asm("mrc p15, 0, %0, c1, c0, 2 @ get copro access" | |
106 | : "=r" (val) : : "cc"); | |
107 | return val; | |
108 | } | |
109 | ||
110 | static inline void set_copro_access(unsigned int val) | |
111 | { | |
112 | asm volatile("mcr p15, 0, %0, c1, c0, 2 @ set copro access" | |
113 | : : "r" (val) : "cc"); | |
114 | isb(); | |
115 | } | |
116 | ||
b849a60e UKK |
117 | #else /* ifdef CONFIG_CPU_CP15 */ |
118 | ||
119 | /* | |
0aeb3408 RK |
120 | * cr_alignment is tightly coupled to cp15 (at least in the minds of the |
121 | * developers). Yielding 0 for machines without a cp15 (and making it | |
122 | * read-only) is fine for most cases and saves quite some #ifdeffery. | |
b849a60e | 123 | */ |
b849a60e UKK |
124 | #define cr_alignment UL(0) |
125 | ||
4585eaff RK |
126 | static inline unsigned long get_cr(void) |
127 | { | |
128 | return 0; | |
129 | } | |
130 | ||
b849a60e UKK |
131 | #endif /* ifdef CONFIG_CPU_CP15 / else */ |
132 | ||
133 | #endif /* ifndef __ASSEMBLY__ */ | |
15d07dc9 RK |
134 | |
135 | #endif |