ARM: dts: armada388-clearfog: enable spi flash
[linux-2.6-block.git] / arch / arm / boot / dts / rk3288-veyron-jerry.dts
CommitLineData
f3ee390e
AS
1/*
2 * Google Veyron Jerry Rev 3+ board device tree source
3 *
4 * Copyright 2015 Google, Inc
5 *
6 * This file is dual-licensed: you can use it either under the terms
7 * of the GPL or the X11 license, at your option. Note that this dual
8 * licensing only applies to this file, and not this project as a
9 * whole.
10 *
11 * a) This file is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of the
14 * License, or (at your option) any later version.
15 *
16 * This file is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * Or, alternatively,
22 *
23 * b) Permission is hereby granted, free of charge, to any person
24 * obtaining a copy of this software and associated documentation
25 * files (the "Software"), to deal in the Software without
26 * restriction, including without limitation the rights to use,
27 * copy, modify, merge, publish, distribute, sublicense, and/or
28 * sell copies of the Software, and to permit persons to whom the
29 * Software is furnished to do so, subject to the following
30 * conditions:
31 *
32 * The above copyright notice and this permission notice shall be
33 * included in all copies or substantial portions of the Software.
34 *
35 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
36 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
37 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
38 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
39 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
40 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
41 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
42 * OTHER DEALINGS IN THE SOFTWARE.
43 */
44
45/dts-v1/;
46#include "rk3288-veyron-chromebook.dtsi"
47#include "cros-ec-sbs.dtsi"
48
49/ {
50 model = "Google Jerry";
51 compatible = "google,veyron-jerry-rev7", "google,veyron-jerry-rev6",
52 "google,veyron-jerry-rev5", "google,veyron-jerry-rev4",
53 "google,veyron-jerry-rev3", "google,veyron-jerry",
54 "google,veyron", "rockchip,rk3288";
55
56 panel_regulator: panel-regulator {
57 compatible = "regulator-fixed";
58 enable-active-high;
e9e79d53 59 gpio = <&gpio7 RK_PB6 GPIO_ACTIVE_HIGH>;
f3ee390e
AS
60 pinctrl-names = "default";
61 pinctrl-0 = <&lcd_enable_h>;
62 regulator-name = "panel_regulator";
1f45e8c6 63 startup-delay-us = <100000>;
f3ee390e
AS
64 vin-supply = <&vcc33_sys>;
65 };
66
67 vcc18_lcd: vcc18-lcd {
68 compatible = "regulator-fixed";
69 enable-active-high;
e9e79d53 70 gpio = <&gpio2 RK_PB5 GPIO_ACTIVE_HIGH>;
f3ee390e
AS
71 pinctrl-names = "default";
72 pinctrl-0 = <&avdd_1v8_disp_en>;
73 regulator-name = "vcc18_lcd";
74 regulator-always-on;
75 regulator-boot-on;
76 vin-supply = <&vcc18_wl>;
77 };
78
79 backlight_regulator: backlight-regulator {
80 compatible = "regulator-fixed";
81 enable-active-high;
e9e79d53 82 gpio = <&gpio2 RK_PB4 GPIO_ACTIVE_HIGH>;
f3ee390e
AS
83 pinctrl-names = "default";
84 pinctrl-0 = <&bl_pwr_en>;
85 regulator-name = "backlight_regulator";
86 vin-supply = <&vcc33_sys>;
87 startup-delay-us = <15000>;
88 };
89};
03deaf4a
HS
90
91&backlight {
92 power-supply = <&backlight_regulator>;
93};
94
95&panel {
96 power-supply= <&panel_regulator>;
97};
f3ee390e
AS
98
99&rk808 {
100 pinctrl-names = "default";
101 pinctrl-0 = <&pmic_int_l>;
102
103 regulators {
104 mic_vcc: LDO_REG2 {
105 regulator-name = "mic_vcc";
106 regulator-always-on;
107 regulator-boot-on;
108 regulator-min-microvolt = <1800000>;
109 regulator-max-microvolt = <1800000>;
110 regulator-state-mem {
467fb18a 111 regulator-off-in-suspend;
f3ee390e
AS
112 };
113 };
114 };
115};
116
117&sdmmc {
118 disable-wp;
119 pinctrl-names = "default";
120 pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd_disabled &sdmmc_cd_gpio
121 &sdmmc_bus4>;
122};
123
124&vcc_5v {
125 enable-active-high;
e9e79d53 126 gpio = <&gpio7 RK_PC5 GPIO_ACTIVE_HIGH>;
f3ee390e
AS
127 pinctrl-names = "default";
128 pinctrl-0 = <&drv_5v>;
129};
130
131&vcc50_hdmi {
132 enable-active-high;
e9e79d53 133 gpio = <&gpio5 RK_PC3 GPIO_ACTIVE_HIGH>;
f3ee390e
AS
134 pinctrl-names = "default";
135 pinctrl-0 = <&vcc50_hdmi_en>;
136};
137
138&pinctrl {
139 backlight {
140 bl_pwr_en: bl_pwr_en {
141 rockchip,pins = <2 12 RK_FUNC_GPIO &pcfg_pull_none>;
142 };
143 };
144
145 buck-5v {
146 drv_5v: drv-5v {
147 rockchip,pins = <7 21 RK_FUNC_GPIO &pcfg_pull_none>;
148 };
149 };
150
151 hdmi {
152 vcc50_hdmi_en: vcc50-hdmi-en {
153 rockchip,pins = <5 19 RK_FUNC_GPIO &pcfg_pull_none>;
154 };
155 };
156
157 lcd {
158 lcd_enable_h: lcd-en {
159 rockchip,pins = <7 14 RK_FUNC_GPIO &pcfg_pull_none>;
160 };
161
162 avdd_1v8_disp_en: avdd-1v8-disp-en {
163 rockchip,pins = <2 13 RK_FUNC_GPIO &pcfg_pull_none>;
164 };
165 };
166
167 pmic {
168 dvs_1: dvs-1 {
169 rockchip,pins = <7 12 RK_FUNC_GPIO &pcfg_pull_down>;
170 };
171
172 dvs_2: dvs-2 {
173 rockchip,pins = <7 15 RK_FUNC_GPIO &pcfg_pull_down>;
174 };
175 };
176};
177
178&i2c4 {
179 status = "okay";
180
181 /*
182 * Trackpad pin control is shared between Elan and Synaptics devices
183 * so we have to pull it up to the bus level.
184 */
185 pinctrl-names = "default";
186 pinctrl-0 = <&i2c4_xfer &trackpad_int>;
187
188 trackpad@15 {
189 /*
190 * Remove the inherited pinctrl settings to avoid clashing
191 * with bus-wide ones.
192 */
193 /delete-property/pinctrl-names;
194 /delete-property/pinctrl-0;
195 };
196
197 trackpad@2c {
198 compatible = "hid-over-i2c";
199 interrupt-parent = <&gpio7>;
e9e79d53 200 interrupts = <RK_PA3 IRQ_TYPE_EDGE_FALLING>;
f3ee390e
AS
201 reg = <0x2c>;
202 hid-descr-addr = <0x0020>;
203 vcc-supply = <&vcc33_io>;
204 wakeup-source;
205 };
206};