ARM: dts: armada388-clearfog: enable spi flash
[linux-2.6-block.git] / arch / arm / boot / dts / rk3036-kylin.dts
CommitLineData
94cf32b9
CW
1/*
2 * This file is dual-licensed: you can use it either under the terms
3 * of the GPL or the X11 license, at your option. Note that this dual
4 * licensing only applies to this file, and not this project as a
5 * whole.
6 *
7 * a) This file is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of the
10 * License, or (at your option) any later version.
11 *
12 * This file is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * Or, alternatively,
18 *
19 * b) Permission is hereby granted, free of charge, to any person
20 * obtaining a copy of this software and associated documentation
21 * files (the "Software"), to deal in the Software without
22 * restriction, including without limitation the rights to use,
23 * copy, modify, merge, publish, distribute, sublicense, and/or
24 * sell copies of the Software, and to permit persons to whom the
25 * Software is furnished to do so, subject to the following
26 * conditions:
27 *
28 * The above copyright notice and this permission notice shall be
29 * included in all copies or substantial portions of the Software.
30 *
31 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
32 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
33 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
34 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
35 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
36 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
37 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
38 * OTHER DEALINGS IN THE SOFTWARE.
39 */
40
41/dts-v1/;
42
43#include "rk3036.dtsi"
44
45/ {
46 model = "Rockchip RK3036 KylinBoard";
47 compatible = "rockchip,rk3036-kylin", "rockchip,rk3036";
48
4c2b306f 49 memory@60000000 {
fbf15046
HS
50 device_type = "memory";
51 reg = <0x60000000 0x20000000>;
52 };
53
fe253133
CW
54 leds: gpio-leds {
55 compatible = "gpio-leds";
56
57 work {
e9e79d53 58 gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
fe253133
CW
59 label = "kylin:red:led";
60 pinctrl-names = "default";
61 pinctrl-0 = <&led_ctl>;
62 };
63 };
64
4a9d0b03
CW
65 sdio_pwrseq: sdio-pwrseq {
66 compatible = "mmc-pwrseq-simple";
67 pinctrl-names = "default";
68 pinctrl-0 = <&bt_wake_h>;
69
70 /*
71 * On the module itself this is one of these (depending
72 * on the actual card populated):
73 * - SDIO_RESET_L_WL_REG_ON
74 * - SDIO_RESET_L_WL_RST
75 * - SDIO_RESET_L_BT_EN
76 */
e9e79d53
AY
77 reset-gpios = <&gpio0 RK_PD2 GPIO_ACTIVE_LOW>, /* WL_REG_ON */
78 <&gpio0 RK_PD3 GPIO_ACTIVE_LOW>, /* WL_RST */
79 <&gpio2 RK_PB1 GPIO_ACTIVE_LOW>; /* BT_EN */
4a9d0b03
CW
80 };
81
47bf3a5c
CW
82 sound {
83 compatible = "simple-audio-card";
84 simple-audio-card,format = "i2s";
85 simple-audio-card,name = "rockchip,rt5616-codec";
f6bb9d5f 86 simple-audio-card,mclk-fs = <512>;
47bf3a5c
CW
87 simple-audio-card,widgets =
88 "Microphone", "Microphone Jack",
89 "Headphone", "Headphone Jack";
90 simple-audio-card,routing =
91 "MIC1", "Microphone Jack",
92 "MIC2", "Microphone Jack",
93 "Microphone Jack", "micbias1",
94 "Headphone Jack", "HPOL",
95 "Headphone Jack", "HPOR";
96
97 simple-audio-card,cpu {
98 sound-dai = <&i2s>;
99 };
100
101 simple-audio-card,codec {
102 sound-dai = <&rt5616>;
103 };
104 };
105
94cf32b9
CW
106 vcc_sys: vsys-regulator {
107 compatible = "regulator-fixed";
108 regulator-name = "vcc_sys";
109 regulator-min-microvolt = <5000000>;
110 regulator-max-microvolt = <5000000>;
111 regulator-always-on;
112 regulator-boot-on;
113 };
114};
115
116&acodec {
117 status = "okay";
118};
119
af671e7b
XZ
120&emac {
121 pinctrl-names = "default";
122 pinctrl-0 = <&emac_xfer>, <&emac_mdio>;
123 phy = <&phy0>;
e9e79d53 124 phy-reset-gpios = <&gpio2 RK_PC6 GPIO_ACTIVE_LOW>; /* PHY_RST */
af671e7b
XZ
125 phy-reset-duration = <10>; /* millisecond */
126
127 status = "okay";
128
129 phy0: ethernet-phy@0 {
130 reg = <0>;
131 };
132};
133
94cf32b9
CW
134&emmc {
135 status = "okay";
136};
137
3584473a
HS
138&gpu {
139 mali-supply = <&vdd_gpu>;
140 status = "okay";
141};
142
cef0abef
CW
143&hdmi {
144 status = "okay";
145};
146
94cf32b9
CW
147&i2c1 {
148 clock-frequency = <400000>;
149
150 status = "okay";
151
152 rk808: pmic@1b {
153 compatible = "rockchip,rk808";
154 reg = <0x1b>;
155 interrupt-parent = <&gpio2>;
e9e79d53 156 interrupts = <RK_PA2 IRQ_TYPE_LEVEL_LOW>;
94cf32b9
CW
157 pinctrl-names = "default";
158 pinctrl-0 = <&pmic_int &global_pwroff>;
159 rockchip,system-power-controller;
160 wakeup-source;
161 #clock-cells = <1>;
162 clock-output-names = "xin32k", "rk808-clkout2";
163
164 vcc1-supply = <&vcc_sys>;
165 vcc2-supply = <&vcc_sys>;
166 vcc3-supply = <&vcc_sys>;
167 vcc4-supply = <&vcc_sys>;
168 vcc6-supply = <&vcc_sys>;
169 vcc7-supply = <&vcc_sys>;
170 vcc8-supply = <&vcc_18>;
171 vcc9-supply = <&vcc_io>;
172 vcc10-supply = <&vcc_io>;
173 vcc11-supply = <&vcc_sys>;
174 vcc12-supply = <&vcc_io>;
175 vddio-supply = <&vccio_pmu>;
176
177 regulators {
178 vdd_cpu: DCDC_REG1 {
179 regulator-always-on;
180 regulator-boot-on;
181 regulator-min-microvolt = <750000>;
182 regulator-max-microvolt = <1350000>;
183 regulator-name = "vdd_arm";
184 regulator-state-mem {
185 regulator-off-in-suspend;
186 };
187 };
188
189 vdd_gpu: DCDC_REG2 {
190 regulator-always-on;
191 regulator-boot-on;
192 regulator-min-microvolt = <850000>;
193 regulator-max-microvolt = <1250000>;
194 regulator-name = "vdd_gpu";
195 regulator-state-mem {
196 regulator-on-in-suspend;
197 regulator-suspend-microvolt = <1000000>;
198 };
199 };
200
201 vcc_ddr: DCDC_REG3 {
202 regulator-always-on;
203 regulator-boot-on;
204 regulator-name = "vcc_ddr";
205 regulator-state-mem {
206 regulator-on-in-suspend;
207 };
208 };
209
210 vcc_io: DCDC_REG4 {
211 regulator-always-on;
212 regulator-boot-on;
213 regulator-min-microvolt = <3300000>;
214 regulator-max-microvolt = <3300000>;
215 regulator-name = "vcc_io";
216 regulator-state-mem {
217 regulator-on-in-suspend;
218 regulator-suspend-microvolt = <3300000>;
219 };
220 };
221
222 vccio_pmu: LDO_REG1 {
223 regulator-always-on;
224 regulator-boot-on;
225 regulator-min-microvolt = <3300000>;
226 regulator-max-microvolt = <3300000>;
227 regulator-name = "vccio_pmu";
228 regulator-state-mem {
229 regulator-on-in-suspend;
230 regulator-suspend-microvolt = <3300000>;
231 };
232 };
233
234 vcc_tp: LDO_REG2 {
235 regulator-always-on;
236 regulator-boot-on;
237 regulator-min-microvolt = <3300000>;
238 regulator-max-microvolt = <3300000>;
239 regulator-name = "vcc_tp";
240 regulator-state-mem {
241 regulator-off-in-suspend;
242 };
243 };
244
245 vdd_10: LDO_REG3 {
246 regulator-always-on;
247 regulator-boot-on;
248 regulator-min-microvolt = <1000000>;
249 regulator-max-microvolt = <1000000>;
250 regulator-name = "vdd_10";
251 regulator-state-mem {
252 regulator-on-in-suspend;
253 regulator-suspend-microvolt = <1000000>;
254 };
255 };
256
257 vcc18_lcd: LDO_REG4 {
258 regulator-always-on;
259 regulator-boot-on;
260 regulator-min-microvolt = <1800000>;
261 regulator-max-microvolt = <1800000>;
262 regulator-name = "vcc18_lcd";
263 regulator-state-mem {
264 regulator-on-in-suspend;
265 regulator-suspend-microvolt = <1800000>;
266 };
267 };
268
269 vccio_sd: LDO_REG5 {
270 regulator-always-on;
271 regulator-boot-on;
272 regulator-min-microvolt = <1800000>;
273 regulator-max-microvolt = <3300000>;
274 regulator-name = "vccio_sd";
275 regulator-state-mem {
276 regulator-on-in-suspend;
277 regulator-suspend-microvolt = <3300000>;
278 };
279 };
280
281 vout5: LDO_REG6 {
282 regulator-always-on;
283 regulator-boot-on;
284 regulator-min-microvolt = <1800000>;
285 regulator-max-microvolt = <2500000>;
286 regulator-name = "vout5";
287 regulator-state-mem {
288 regulator-on-in-suspend;
289 regulator-suspend-microvolt = <1800000>;
290 };
291 };
292
293 vcc_18: LDO_REG7 {
294 regulator-always-on;
295 regulator-boot-on;
296 regulator-min-microvolt = <1800000>;
297 regulator-max-microvolt = <1800000>;
298 regulator-name = "vcc_18";
299 regulator-state-mem {
300 regulator-on-in-suspend;
301 regulator-suspend-microvolt = <1800000>;
302 };
303 };
304
305 vcca_codec: LDO_REG8 {
306 regulator-always-on;
307 regulator-boot-on;
308 regulator-min-microvolt = <1800000>;
309 regulator-max-microvolt = <1800000>;
310 regulator-name = "vcca_codec";
311 regulator-state-mem {
312 regulator-on-in-suspend;
313 regulator-suspend-microvolt = <1800000>;
314 };
315 };
316
317 vcc_wl: SWITCH_REG1 {
318 regulator-always-on;
319 regulator-boot-on;
320 regulator-name = "vcc_wl";
321 regulator-state-mem {
322 regulator-on-in-suspend;
323 };
324 };
325
326 vcc_lcd: SWITCH_REG2 {
327 regulator-always-on;
328 regulator-boot-on;
329 regulator-name = "vcc_lcd";
330 regulator-state-mem {
331 regulator-on-in-suspend;
332 };
333 };
334 };
335 };
336};
337
338&i2c2 {
339 status = "okay";
47bf3a5c
CW
340
341 rt5616: rt5616@1b {
342 compatible = "rt5616";
343 reg = <0x1b>;
8f338ecf
CW
344 clocks = <&cru SCLK_I2S_OUT>;
345 clock-names = "mclk";
47bf3a5c
CW
346 #sound-dai-cells = <0>;
347 };
348};
349
350&i2s {
351 #sound-dai-cells = <0>;
352 status = "okay";
94cf32b9
CW
353};
354
355&sdio {
356 status = "okay";
357
94cf32b9 358 bus-width = <4>;
99dc9fdc 359 cap-sd-highspeed;
94cf32b9
CW
360 cap-sdio-irq;
361 default-sample-phase = <90>;
362 keep-power-in-suspend;
4a9d0b03 363 mmc-pwrseq = <&sdio_pwrseq>;
94cf32b9 364 non-removable;
94cf32b9
CW
365 pinctrl-names = "default";
366 pinctrl-0 = <&sdio_clk &sdio_cmd &sdio_bus4>;
99dc9fdc
CW
367 sd-uhs-sdr12;
368 sd-uhs-sdr25;
369 sd-uhs-sdr50;
370 sd-uhs-sdr104;
94cf32b9
CW
371};
372
6cff705b
CW
373&sdmmc {
374 bus-width = <4>;
375 cap-mmc-highspeed;
376 cap-sd-highspeed;
377 card-detect-delay = <200>;
378 disable-wp;
6cff705b
CW
379 pinctrl-names = "default";
380 pinctrl-0 = <&sdmmc_clk>, <&sdmmc_cmd>, <&sdmmc_cd>, <&sdmmc_bus4>;
381};
382
5d69fa0f
CW
383&uart0 {
384 status = "okay";
94cf32b9
CW
385};
386
387&uart2 {
388 status = "okay";
389};
390
391&usb_host {
392 status = "okay";
393};
394
395&usb_otg {
396 status = "okay";
397};
398
cef0abef
CW
399&vop {
400 status = "okay";
401};
402
403&vop_mmu {
404 status = "okay";
405};
406
94cf32b9 407&pinctrl {
fe253133
CW
408 leds {
409 led_ctl: led-ctl {
410 rockchip,pins = <2 30 RK_FUNC_GPIO &pcfg_pull_none>;
411 };
412 };
413
94cf32b9
CW
414 pmic {
415 pmic_int: pmic-int {
416 rockchip,pins = <2 2 RK_FUNC_GPIO &pcfg_pull_default>;
417 };
418 };
419
4a9d0b03
CW
420 sdio {
421 bt_wake_h: bt-wake-h {
422 rockchip,pins = <2 8 RK_FUNC_GPIO &pcfg_pull_default>;
423 };
424 };
425
6cff705b
CW
426 sdmmc {
427 sdmmc_pwr: sdmmc-pwr {
428 rockchip,pins = <2 28 RK_FUNC_GPIO &pcfg_pull_none>;
429 };
430 };
431
94cf32b9
CW
432 sleep {
433 global_pwroff: global-pwroff {
434 rockchip,pins = <2 7 RK_FUNC_1 &pcfg_pull_none>;
435 };
436 };
437};