Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/sparc
[linux-2.6-block.git] / arch / arm / boot / dts / r8a7779-marzen.dts
CommitLineData
d6b51d6b
SH
1/*
2 * Device Tree Source for the Marzen board
3 *
4 * Copyright (C) 2013 Renesas Solutions Corp.
5 * Copyright (C) 2013 Simon Horman
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any
9 * kind, whether express or implied.
10 */
11
12/dts-v1/;
31c46cbf 13#include "r8a7779.dtsi"
bedd6724
SH
14#include <dt-bindings/gpio/gpio.h>
15#include <dt-bindings/interrupt-controller/irq.h>
d6b51d6b
SH
16
17/ {
18 model = "marzen";
19 compatible = "renesas,marzen", "renesas,r8a7779";
20
6d4abd79 21 aliases {
8025e3ff
MD
22 serial0 = &scif2;
23 serial1 = &scif4;
6d4abd79
SH
24 };
25
d6b51d6b 26 chosen {
8025e3ff 27 bootargs = "ignore_loglevel root=/dev/nfs ip=on";
1877a350 28 stdout-path = &scif2;
d6b51d6b
SH
29 };
30
31 memory {
32 device_type = "memory";
33 reg = <0x60000000 0x40000000>;
34 };
bedd6724
SH
35
36 fixedregulator3v3: fixedregulator@0 {
37 compatible = "regulator-fixed";
38 regulator-name = "fixed-3.3V";
39 regulator-min-microvolt = <3300000>;
40 regulator-max-microvolt = <3300000>;
41 regulator-boot-on;
42 regulator-always-on;
43 };
44
f92d9dc7 45 ethernet@18000000 {
bedd6724
SH
46 compatible = "smsc,lan9220", "smsc,lan9115";
47 reg = <0x18000000 0x100>;
f92d9dc7 48 pinctrl-0 = <&ethernet_pins>;
bedd6724
SH
49 pinctrl-names = "default";
50
51 phy-mode = "mii";
52 interrupt-parent = <&irqpin0>;
53 interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
54 smsc,irq-push-pull;
55 reg-io-width = <4>;
56 vddvario-supply = <&fixedregulator3v3>;
57 vdd33a-supply = <&fixedregulator3v3>;
58 };
59
60 leds {
61 compatible = "gpio-leds";
62 led2 {
63 gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;
64 };
65 led3 {
66 gpios = <&gpio4 30 GPIO_ACTIVE_HIGH>;
67 };
68 led4 {
69 gpios = <&gpio4 31 GPIO_ACTIVE_HIGH>;
70 };
71 };
a7aee3ac
LP
72
73 vga-encoder {
74 compatible = "adi,adv7123";
75
76 ports {
77 #address-cells = <1>;
78 #size-cells = <0>;
79
80 port@0 {
81 reg = <0>;
82 vga_enc_in: endpoint {
83 remote-endpoint = <&du_out_rgb0>;
84 };
85 };
86 port@1 {
87 reg = <1>;
88 vga_enc_out: endpoint {
89 remote-endpoint = <&vga_in>;
90 };
91 };
92 };
93 };
94
95 vga {
96 compatible = "vga-connector";
97
98 port {
99 vga_in: endpoint {
100 remote-endpoint = <&vga_enc_out>;
101 };
102 };
103 };
104
105 lvds-encoder {
106 compatible = "thine,thc63lvdm83d";
107
108 ports {
109 #address-cells = <1>;
110 #size-cells = <0>;
111
112 port@0 {
113 reg = <0>;
114 lvds_enc_in: endpoint {
115 remote-endpoint = <&du_out_rgb1>;
116 };
117 };
118 port@1 {
119 reg = <1>;
120 lvds_connector: endpoint {
121 };
122 };
123 };
124 };
665d79aa
LP
125
126 x3_clk: x3-clock {
127 compatible = "fixed-clock";
128 #clock-cells = <0>;
129 clock-frequency = <65000000>;
130 };
a7aee3ac
LP
131};
132
133&du {
134 pinctrl-0 = <&du_pins>;
135 pinctrl-names = "default";
136 status = "okay";
137
665d79aa
LP
138 clocks = <&mstp1_clks R8A7779_CLK_DU>, <&x3_clk>;
139 clock-names = "du", "dclkin.0";
140
a7aee3ac
LP
141 ports {
142 port@0 {
143 endpoint {
144 remote-endpoint = <&vga_enc_in>;
145 };
146 };
147 port@1 {
148 endpoint {
149 remote-endpoint = <&lvds_enc_in>;
150 };
151 };
152 };
bedd6724
SH
153};
154
155&irqpin0 {
156 status = "okay";
157};
158
954e42cf
SH
159&extal_clk {
160 clock-frequency = <31250000>;
161};
162
5ecd7a51
LP
163&tmu0 {
164 status = "okay";
165};
166
bedd6724 167&pfc {
e50b5ac8
GU
168 pinctrl-0 = <&scif_clk_pins>;
169 pinctrl-names = "default";
170
a7aee3ac
LP
171 du_pins: du {
172 du0 {
173 renesas,groups = "du0_rgb888", "du0_sync_1", "du0_clk_out_0";
174 renesas,function = "du0";
175 };
176 du1 {
177 renesas,groups = "du1_rgb666", "du1_sync_1", "du1_clk_out";
178 renesas,function = "du1";
179 };
180 };
181
e50b5ac8
GU
182 scif_clk_pins: scif_clk {
183 renesas,groups = "scif_clk_b";
184 renesas,function = "scif_clk";
185 };
186
f92d9dc7 187 ethernet_pins: ethernet {
bedd6724
SH
188 intc {
189 renesas,groups = "intc_irq1_b";
190 renesas,function = "intc";
191 };
192 lbsc {
193 renesas,groups = "lbsc_ex_cs0";
194 renesas,function = "lbsc";
195 };
196 };
197
198 scif2_pins: serial2 {
199 renesas,groups = "scif2_data_c";
200 renesas,function = "scif2";
201 };
202
203 scif4_pins: serial4 {
204 renesas,groups = "scif4_data";
205 renesas,function = "scif4";
206 };
207
208 sdhi0_pins: sd0 {
209 renesas,groups = "sdhi0_data4", "sdhi0_ctrl", "sdhi0_cd";
210 renesas,function = "sdhi0";
211 };
212
213 hspi0_pins: hspi0 {
214 renesas,groups = "hspi0";
215 renesas,function = "hspi0";
216 };
217};
218
6d4abd79 219&scif2 {
08af6409
SH
220 pinctrl-0 = <&scif2_pins>;
221 pinctrl-names = "default";
6d4abd79 222
08af6409 223 status = "okay";
6d4abd79
SH
224};
225
226&scif4 {
08af6409
SH
227 pinctrl-0 = <&scif4_pins>;
228 pinctrl-names = "default";
6d4abd79 229
08af6409 230 status = "okay";
6d4abd79
SH
231};
232
e50b5ac8
GU
233&scif_clk {
234 clock-frequency = <14745600>;
235 status = "okay";
236};
237
bedd6724
SH
238&sdhi0 {
239 pinctrl-0 = <&sdhi0_pins>;
240 pinctrl-names = "default";
241
242 vmmc-supply = <&fixedregulator3v3>;
243 bus-width = <4>;
244 status = "okay";
245};
246
247&hspi0 {
248 pinctrl-0 = <&hspi0_pins>;
249 pinctrl-names = "default";
250 status = "okay";
d6b51d6b 251};