perf, ARC: Enable building perf tools for ARC
[linux-2.6-block.git] / arch / arc / Kconfig
CommitLineData
cfdbc2e1
VG
1#
2# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
3#
4# This program is free software; you can redistribute it and/or modify
5# it under the terms of the GNU General Public License version 2 as
6# published by the Free Software Foundation.
7#
8
9config ARC
10 def_bool y
11 select ARCH_NO_VIRT_TO_BUS
4adeefe1 12 select CLONE_BACKWARDS
cfdbc2e1
VG
13 # ARC Busybox based initramfs absolutely relies on DEVTMPFS for /dev
14 select DEVTMPFS if !INITRAMFS_SOURCE=""
15 select GENERIC_ATOMIC64
16 select GENERIC_CLOCKEVENTS
17 select GENERIC_FIND_FIRST_BIT
18 # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP
19 select GENERIC_IRQ_SHOW
bf90e1ea
VG
20 select GENERIC_KERNEL_EXECVE
21 select GENERIC_KERNEL_THREAD
cfdbc2e1 22 select GENERIC_PENDING_IRQ if SMP
c3581039 23 select GENERIC_SIGALTSTACK
cfdbc2e1 24 select GENERIC_SMP_IDLE_THREAD
f46121bd 25 select HAVE_ARCH_KGDB
547f1125 26 select HAVE_ARCH_TRACEHOOK
cfdbc2e1 27 select HAVE_GENERIC_HARDIRQS
4d86dfbb
VG
28 select HAVE_KPROBES
29 select HAVE_KRETPROBES
c121c506 30 select HAVE_MEMBLOCK
854a0d95 31 select HAVE_MOD_ARCH_SPECIFIC if ARC_DW2_UNWIND
769bc1fd 32 select HAVE_OPROFILE
999159a5 33 select IRQ_DOMAIN
cfdbc2e1 34 select MODULES_USE_ELF_RELA
c121c506 35 select NO_BOOTMEM
999159a5
VG
36 select OF
37 select OF_EARLY_FLATTREE
cfdbc2e1
VG
38
39config SCHED_OMIT_FRAME_POINTER
40 def_bool y
41
42config GENERIC_CSUM
43 def_bool y
44
45config RWSEM_GENERIC_SPINLOCK
46 def_bool y
47
48config ARCH_FLATMEM_ENABLE
49 def_bool y
50
51config MMU
52 def_bool y
53
54config NO_IOPORT
55 def_bool y
56
57config GENERIC_CALIBRATE_DELAY
58 def_bool y
59
60config GENERIC_HWEIGHT
61 def_bool y
62
63config BINFMT_ELF
64 def_bool y
65
44c8bb91
VG
66config STACKTRACE_SUPPORT
67 def_bool y
68 select STACKTRACE
69
cfdbc2e1
VG
70config HAVE_LATENCYTOP_SUPPORT
71 def_bool y
72
73config NO_DMA
74 def_bool n
75
76source "init/Kconfig"
77source "kernel/Kconfig.freezer"
78
79menu "ARC Architecture Configuration"
80
81choice
82 prompt "ARC Platform"
83 default ARC_PLAT_FPGA_LEGACY
84
85config ARC_PLAT_FPGA_LEGACY
86 bool "\"Legacy\" ARC FPGA dev platform"
87 help
88 Support for ARC development platforms, provided by Synopsys.
89 These are based on FPGA or ISS. e.g.
90 - ARCAngel4
91 - ML509
92 - MetaWare ISS
93
94#New platform adds here
95endchoice
96
97menu "ARC CPU Configuration"
98
99choice
100 prompt "ARC Core"
101 default ARC_CPU_770
102
103config ARC_CPU_750D
104 bool "ARC750D"
105 help
106 Support for ARC750 core
107
108config ARC_CPU_770
109 bool "ARC770"
110 select ARC_CPU_REL_4_10
111 help
112 Support for ARC770 core introduced with Rel 4.10 (Summer 2011)
113 This core has a bunch of cool new features:
114 -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
115 Shared Address Spaces (for sharing TLB entires in MMU)
116 -Caches: New Prog Model, Region Flush
117 -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr
118
119endchoice
120
121config CPU_BIG_ENDIAN
122 bool "Enable Big Endian Mode"
123 default n
124 help
125 Build kernel for Big Endian Mode of ARC CPU
126
41195d23
VG
127config SMP
128 bool "Symmetric Multi-Processing (Incomplete)"
129 default n
130 select USE_GENERIC_SMP_HELPERS
131 help
132 This enables support for systems with more than one CPU. If you have
133 a system with only one CPU, like most personal computers, say N. If
134 you have a system with more than one CPU, say Y.
135
136if SMP
137
138config ARC_HAS_COH_CACHES
139 def_bool n
140
141config ARC_HAS_COH_LLSC
142 def_bool n
143
144config ARC_HAS_COH_RTSC
145 def_bool n
146
147config ARC_HAS_REENTRANT_IRQ_LV2
148 def_bool n
149
150endif
151
152config NR_CPUS
153 int "Maximum number of CPUs (2-32)"
154 range 2 32
155 depends on SMP
156 default "2"
157
cfdbc2e1
VG
158menuconfig ARC_CACHE
159 bool "Enable Cache Support"
160 default y
41195d23
VG
161 # if SMP, cache enabled ONLY if ARC implementation has cache coherency
162 depends on !SMP || ARC_HAS_COH_CACHES
cfdbc2e1
VG
163
164if ARC_CACHE
165
166config ARC_CACHE_LINE_SHIFT
167 int "Cache Line Length (as power of 2)"
168 range 5 7
169 default "6"
170 help
171 Starting with ARC700 4.9, Cache line length is configurable,
172 This option specifies "N", with Line-len = 2 power N
173 So line lengths of 32, 64, 128 are specified by 5,6,7, respectively
174 Linux only supports same line lengths for I and D caches.
175
176config ARC_HAS_ICACHE
177 bool "Use Instruction Cache"
178 default y
179
180config ARC_HAS_DCACHE
181 bool "Use Data Cache"
182 default y
183
184config ARC_CACHE_PAGES
185 bool "Per Page Cache Control"
186 default y
187 depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE
188 help
189 This can be used to over-ride the global I/D Cache Enable on a
190 per-page basis (but only for pages accessed via MMU such as
191 Kernel Virtual address or User Virtual Address)
192 TLB entries have a per-page Cache Enable Bit.
193 Note that Global I/D ENABLE + Per Page DISABLE works but corollary
194 Global DISABLE + Per Page ENABLE won't work
195
196endif #ARC_CACHE
197
198config ARC_HAS_HW_MPY
199 bool "Use Hardware Multiplier (Normal or Faster XMAC)"
200 default y
201 help
202 Influences how gcc generates code for MPY operations.
203 If enabled, MPYxx insns are generated, provided by Standard/XMAC
204 Multipler. Otherwise software multipy lib is used
205
206choice
207 prompt "ARC700 MMU Version"
208 default ARC_MMU_V3 if ARC_CPU_770
209 default ARC_MMU_V2 if ARC_CPU_750D
210
211config ARC_MMU_V1
212 bool "MMU v1"
213 help
214 Orig ARC700 MMU
215
216config ARC_MMU_V2
217 bool "MMU v2"
218 help
219 Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio
220 when 2 D-TLB and 1 I-TLB entries index into same 2way set.
221
222config ARC_MMU_V3
223 bool "MMU v3"
224 depends on ARC_CPU_770
225 help
226 Introduced with ARC700 4.10: New Features
227 Variable Page size (1k-16k), var JTLB size 128 x (2 or 4)
228 Shared Address Spaces (SASID)
229
230endchoice
231
232
233choice
234 prompt "MMU Page Size"
235 default ARC_PAGE_SIZE_8K
236
237config ARC_PAGE_SIZE_8K
238 bool "8KB"
239 help
240 Choose between 8k vs 16k
241
242config ARC_PAGE_SIZE_16K
243 bool "16KB"
244 depends on ARC_MMU_V3
245
246config ARC_PAGE_SIZE_4K
247 bool "4KB"
248 depends on ARC_MMU_V3
249
250endchoice
251
4788a594
VG
252config ARC_COMPACT_IRQ_LEVELS
253 bool "ARCompact IRQ Priorities: High(2)/Low(1)"
254 default n
255 # Timer HAS to be high priority, for any other high priority config
256 select ARC_IRQ3_LV2
41195d23
VG
257 # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy
258 depends on !SMP || ARC_HAS_REENTRANT_IRQ_LV2
4788a594
VG
259
260if ARC_COMPACT_IRQ_LEVELS
261
262config ARC_IRQ3_LV2
263 bool
264
265config ARC_IRQ5_LV2
266 bool
267
268config ARC_IRQ6_LV2
269 bool
270
271endif
272
cfdbc2e1
VG
273config ARC_FPU_SAVE_RESTORE
274 bool "Enable FPU state persistence across context switch"
275 default n
276 help
277 Double Precision Floating Point unit had dedictaed regs which
278 need to be saved/restored across context-switch.
279 Note that ARC FPU is overly simplistic, unlike say x86, which has
280 hardware pieces to allow software to conditionally save/restore,
281 based on actual usage of FPU by a task. Thus our implemn does
282 this for all tasks in system.
283
284menuconfig ARC_CPU_REL_4_10
285 bool "Enable support for Rel 4.10 features"
286 default n
287 help
288 -ARC770 (and dependent features) enabled
289 -ARC750 also shares some of the new features with 770
290
291config ARC_HAS_LLSC
292 bool "Insn: LLOCK/SCOND (efficient atomic ops)"
293 default y
294 depends on ARC_CPU_770
295 # if SMP, enable LLSC ONLY if ARC implementation has coherent atomics
296 depends on !SMP || ARC_HAS_COH_LLSC
297
298config ARC_HAS_SWAPE
299 bool "Insn: SWAPE (endian-swap)"
300 default y
301 depends on ARC_CPU_REL_4_10
302
303config ARC_HAS_RTSC
304 bool "Insn: RTSC (64-bit r/o cycle counter)"
305 default y
306 depends on ARC_CPU_REL_4_10
41195d23
VG
307 # if SMP, enable RTSC only if counter is coherent across cores
308 depends on !SMP || ARC_HAS_COH_RTSC
cfdbc2e1
VG
309
310endmenu # "ARC CPU Configuration"
311
312menu "Platform Board Configuration"
313
314source "arch/arc/plat-arcfpga/Kconfig"
315
316#New platform adds here
317
cfdbc2e1
VG
318config LINUX_LINK_BASE
319 hex "Linux Link Address"
320 default "0x80000000"
321 help
322 ARC700 divides the 32 bit phy address space into two equal halves
323 -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU
324 -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel
325 Typically Linux kernel is linked at the start of untransalted addr,
326 hence the default value of 0x8zs.
327 However some customers have peripherals mapped at this addr, so
328 Linux needs to be scooted a bit.
329 If you don't know what the above means, leave this setting alone.
330
cfdbc2e1
VG
331endmenu # "Platform Board Configuration"
332
080c3747
VG
333config ARC_CURR_IN_REG
334 bool "Dedicate Register r25 for current_task pointer"
335 default y
336 help
337 This reserved Register R25 to point to Current Task in
338 kernel mode. This saves memory access for each such access
339
2e651ea1
VG
340
341config ARC_MISALIGN_ACCESS
342 bool "Emulate unaligned memory access (userspace only)"
343 default N
344 select SYSCTL_ARCH_UNALIGN_NO_WARN
345 select SYSCTL_ARCH_UNALIGN_ALLOW
346 help
347 This enables misaligned 16 & 32 bit memory access from user space.
348 Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide
349 potential bugs in code
350
cfdbc2e1
VG
351config ARC_STACK_NONEXEC
352 bool "Make stack non-executable"
353 default n
354 help
355 To disable the execute permissions of stack/heap of processes
356 which are enabled by default.
357
358config HZ
359 int "Timer Frequency"
360 default 100
361
362menuconfig ARC_DBG
363 bool "ARC debugging"
364 default y
365
854a0d95
VG
366config ARC_DW2_UNWIND
367 bool "Enable DWARF specific kernel stack unwind"
368 depends on ARC_DBG
369 default y
370 select KALLSYMS
371 help
372 Compiles the kernel with DWARF unwind information and can be used
373 to get stack backtraces.
374
375 If you say Y here the resulting kernel image will be slightly larger
376 but not slower, and it will give very useful debugging information.
377 If you don't debug the kernel, you can say N, but we may not be able
378 to solve problems without frame unwind information
379
cfdbc2e1
VG
380config ARC_DBG_TLB_PARANOIA
381 bool "Paranoia Checks in Low Level TLB Handlers"
f46121bd 382 depends on ARC_DBG
cfdbc2e1
VG
383 default n
384
385config ARC_DBG_TLB_MISS_COUNT
386 bool "Profile TLB Misses"
387 default n
388 select DEBUG_FS
389 depends on ARC_DBG
390 help
391 Counts number of I and D TLB Misses and exports them via Debugfs
392 The counters can be cleared via Debugfs as well
393
394config CMDLINE
395 string "Kernel command line to built-in"
396 default "print-fatal-signals=1"
397 help
398 The default command line which will be appended to the optional
399 u-boot provided command line (see below)
400
401config CMDLINE_UBOOT
402 bool "Support U-boot kernel command line passing"
403 default n
404 help
405 If you are using U-boot (www.denx.de) and wish to pass the kernel
406 command line from the U-boot environment to the Linux kernel then
407 switch this option on.
408 ARC U-boot will setup the cmdline in RAM/flash and set r2 to point
409 to it. kernel startup code will copy the string into cmdline buffer
410 and also append CONFIG_CMDLINE.
411
999159a5
VG
412config ARC_BUILTIN_DTB_NAME
413 string "Built in DTB"
414 help
415 Set the name of the DTB to embed in the vmlinux binary
416 Leaving it blank selects the minimal "skeleton" dtb
417
cfdbc2e1
VG
418source "kernel/Kconfig.preempt"
419
420endmenu # "ARC Architecture Configuration"
421
422source "mm/Kconfig"
423source "net/Kconfig"
424source "drivers/Kconfig"
425source "fs/Kconfig"
426source "arch/arc/Kconfig.debug"
427source "security/Kconfig"
428source "crypto/Kconfig"
429source "lib/Kconfig"