ARC: remove the unused platform helpers from dma mapping API
[linux-2.6-block.git] / arch / arc / Kconfig
CommitLineData
cfdbc2e1
VG
1#
2# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
3#
4# This program is free software; you can redistribute it and/or modify
5# it under the terms of the GNU General Public License version 2 as
6# published by the Free Software Foundation.
7#
8
9config ARC
10 def_bool y
f06d19e4 11 select BUILDTIME_EXTABLE_SORT
d7f8a085 12 select COMMON_CLK
4adeefe1 13 select CLONE_BACKWARDS
cfdbc2e1
VG
14 # ARC Busybox based initramfs absolutely relies on DEVTMPFS for /dev
15 select DEVTMPFS if !INITRAMFS_SOURCE=""
16 select GENERIC_ATOMIC64
17 select GENERIC_CLOCKEVENTS
18 select GENERIC_FIND_FIRST_BIT
19 # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP
20 select GENERIC_IRQ_SHOW
21 select GENERIC_PENDING_IRQ if SMP
22 select GENERIC_SMP_IDLE_THREAD
f46121bd 23 select HAVE_ARCH_KGDB
547f1125 24 select HAVE_ARCH_TRACEHOOK
4368902b 25 select HAVE_IOREMAP_PROT
4d86dfbb
VG
26 select HAVE_KPROBES
27 select HAVE_KRETPROBES
c121c506 28 select HAVE_MEMBLOCK
854a0d95 29 select HAVE_MOD_ARCH_SPECIFIC if ARC_DW2_UNWIND
769bc1fd 30 select HAVE_OPROFILE
9c57564e 31 select HAVE_PERF_EVENTS
999159a5 32 select IRQ_DOMAIN
cfdbc2e1 33 select MODULES_USE_ELF_RELA
c121c506 34 select NO_BOOTMEM
999159a5
VG
35 select OF
36 select OF_EARLY_FLATTREE
9c57564e 37 select PERF_USE_VMALLOC
d1a1dc0b 38 select HAVE_DEBUG_STACKOVERFLOW
cfdbc2e1 39
0dafafc3
VG
40config TRACE_IRQFLAGS_SUPPORT
41 def_bool y
42
43config LOCKDEP_SUPPORT
44 def_bool y
45
cfdbc2e1
VG
46config SCHED_OMIT_FRAME_POINTER
47 def_bool y
48
49config GENERIC_CSUM
50 def_bool y
51
52config RWSEM_GENERIC_SPINLOCK
53 def_bool y
54
55config ARCH_FLATMEM_ENABLE
56 def_bool y
57
58config MMU
59 def_bool y
60
ce816fa8 61config NO_IOPORT_MAP
cfdbc2e1
VG
62 def_bool y
63
64config GENERIC_CALIBRATE_DELAY
65 def_bool y
66
67config GENERIC_HWEIGHT
68 def_bool y
69
44c8bb91
VG
70config STACKTRACE_SUPPORT
71 def_bool y
72 select STACKTRACE
73
cfdbc2e1
VG
74config HAVE_LATENCYTOP_SUPPORT
75 def_bool y
76
cfdbc2e1
VG
77source "init/Kconfig"
78source "kernel/Kconfig.freezer"
79
80menu "ARC Architecture Configuration"
81
93ad700d 82menu "ARC Platform/SoC/Board"
cfdbc2e1 83
93ad700d 84source "arch/arc/plat-arcfpga/Kconfig"
072eb693 85source "arch/arc/plat-tb10x/Kconfig"
cfdbc2e1 86#New platform adds here
93ad700d 87
53d98958 88endmenu
cfdbc2e1
VG
89
90menu "ARC CPU Configuration"
91
92choice
93 prompt "ARC Core"
94 default ARC_CPU_770
95
96config ARC_CPU_750D
97 bool "ARC750D"
98 help
99 Support for ARC750 core
100
101config ARC_CPU_770
102 bool "ARC770"
103 select ARC_CPU_REL_4_10
104 help
105 Support for ARC770 core introduced with Rel 4.10 (Summer 2011)
106 This core has a bunch of cool new features:
107 -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
108 Shared Address Spaces (for sharing TLB entires in MMU)
109 -Caches: New Prog Model, Region Flush
110 -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr
111
112endchoice
113
114config CPU_BIG_ENDIAN
115 bool "Enable Big Endian Mode"
116 default n
117 help
118 Build kernel for Big Endian Mode of ARC CPU
119
41195d23
VG
120config SMP
121 bool "Symmetric Multi-Processing (Incomplete)"
122 default n
41195d23
VG
123 help
124 This enables support for systems with more than one CPU. If you have
4a474157
RG
125 a system with only one CPU, say N. If you have a system with more
126 than one CPU, say Y.
41195d23
VG
127
128if SMP
129
130config ARC_HAS_COH_CACHES
131 def_bool n
132
41195d23
VG
133config ARC_HAS_REENTRANT_IRQ_LV2
134 def_bool n
135
136endif
137
138config NR_CPUS
3aa4f80e
NC
139 int "Maximum number of CPUs (2-4096)"
140 range 2 4096
41195d23
VG
141 depends on SMP
142 default "2"
143
cfdbc2e1
VG
144menuconfig ARC_CACHE
145 bool "Enable Cache Support"
146 default y
41195d23
VG
147 # if SMP, cache enabled ONLY if ARC implementation has cache coherency
148 depends on !SMP || ARC_HAS_COH_CACHES
cfdbc2e1
VG
149
150if ARC_CACHE
151
152config ARC_CACHE_LINE_SHIFT
153 int "Cache Line Length (as power of 2)"
154 range 5 7
155 default "6"
156 help
157 Starting with ARC700 4.9, Cache line length is configurable,
158 This option specifies "N", with Line-len = 2 power N
159 So line lengths of 32, 64, 128 are specified by 5,6,7, respectively
160 Linux only supports same line lengths for I and D caches.
161
162config ARC_HAS_ICACHE
163 bool "Use Instruction Cache"
164 default y
165
166config ARC_HAS_DCACHE
167 bool "Use Data Cache"
168 default y
169
170config ARC_CACHE_PAGES
171 bool "Per Page Cache Control"
172 default y
173 depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE
174 help
175 This can be used to over-ride the global I/D Cache Enable on a
176 per-page basis (but only for pages accessed via MMU such as
177 Kernel Virtual address or User Virtual Address)
178 TLB entries have a per-page Cache Enable Bit.
179 Note that Global I/D ENABLE + Per Page DISABLE works but corollary
180 Global DISABLE + Per Page ENABLE won't work
181
4102b533
VG
182config ARC_CACHE_VIPT_ALIASING
183 bool "Support VIPT Aliasing D$"
2f9e9961 184 depends on ARC_HAS_DCACHE
4102b533
VG
185 default n
186
cfdbc2e1
VG
187endif #ARC_CACHE
188
8b5850f8
VG
189config ARC_HAS_ICCM
190 bool "Use ICCM"
191 help
192 Single Cycle RAMS to store Fast Path Code
193 default n
194
195config ARC_ICCM_SZ
196 int "ICCM Size in KB"
197 default "64"
198 depends on ARC_HAS_ICCM
199
200config ARC_HAS_DCCM
201 bool "Use DCCM"
202 help
203 Single Cycle RAMS to store Fast Path Data
204 default n
205
206config ARC_DCCM_SZ
207 int "DCCM Size in KB"
208 default "64"
209 depends on ARC_HAS_DCCM
210
211config ARC_DCCM_BASE
212 hex "DCCM map address"
213 default "0xA0000000"
214 depends on ARC_HAS_DCCM
215
cfdbc2e1
VG
216config ARC_HAS_HW_MPY
217 bool "Use Hardware Multiplier (Normal or Faster XMAC)"
218 default y
219 help
220 Influences how gcc generates code for MPY operations.
221 If enabled, MPYxx insns are generated, provided by Standard/XMAC
222 Multipler. Otherwise software multipy lib is used
223
224choice
225 prompt "ARC700 MMU Version"
226 default ARC_MMU_V3 if ARC_CPU_770
227 default ARC_MMU_V2 if ARC_CPU_750D
228
229config ARC_MMU_V1
230 bool "MMU v1"
231 help
232 Orig ARC700 MMU
233
234config ARC_MMU_V2
235 bool "MMU v2"
236 help
237 Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio
238 when 2 D-TLB and 1 I-TLB entries index into same 2way set.
239
240config ARC_MMU_V3
241 bool "MMU v3"
242 depends on ARC_CPU_770
243 help
244 Introduced with ARC700 4.10: New Features
245 Variable Page size (1k-16k), var JTLB size 128 x (2 or 4)
246 Shared Address Spaces (SASID)
247
248endchoice
249
250
251choice
252 prompt "MMU Page Size"
253 default ARC_PAGE_SIZE_8K
254
255config ARC_PAGE_SIZE_8K
256 bool "8KB"
257 help
258 Choose between 8k vs 16k
259
260config ARC_PAGE_SIZE_16K
261 bool "16KB"
262 depends on ARC_MMU_V3
263
264config ARC_PAGE_SIZE_4K
265 bool "4KB"
266 depends on ARC_MMU_V3
267
268endchoice
269
4788a594
VG
270config ARC_COMPACT_IRQ_LEVELS
271 bool "ARCompact IRQ Priorities: High(2)/Low(1)"
272 default n
273 # Timer HAS to be high priority, for any other high priority config
274 select ARC_IRQ3_LV2
41195d23
VG
275 # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy
276 depends on !SMP || ARC_HAS_REENTRANT_IRQ_LV2
4788a594
VG
277
278if ARC_COMPACT_IRQ_LEVELS
279
280config ARC_IRQ3_LV2
281 bool
282
283config ARC_IRQ5_LV2
284 bool
285
286config ARC_IRQ6_LV2
287 bool
288
289endif
290
cfdbc2e1
VG
291config ARC_FPU_SAVE_RESTORE
292 bool "Enable FPU state persistence across context switch"
293 default n
294 help
295 Double Precision Floating Point unit had dedictaed regs which
296 need to be saved/restored across context-switch.
297 Note that ARC FPU is overly simplistic, unlike say x86, which has
298 hardware pieces to allow software to conditionally save/restore,
299 based on actual usage of FPU by a task. Thus our implemn does
300 this for all tasks in system.
301
fbf8e13d
VG
302config ARC_CANT_LLSC
303 def_bool n
304
cfdbc2e1
VG
305menuconfig ARC_CPU_REL_4_10
306 bool "Enable support for Rel 4.10 features"
307 default n
308 help
309 -ARC770 (and dependent features) enabled
310 -ARC750 also shares some of the new features with 770
311
312config ARC_HAS_LLSC
313 bool "Insn: LLOCK/SCOND (efficient atomic ops)"
314 default y
fbf8e13d 315 depends on ARC_CPU_770 && !ARC_CANT_LLSC
cfdbc2e1
VG
316
317config ARC_HAS_SWAPE
318 bool "Insn: SWAPE (endian-swap)"
319 default y
320 depends on ARC_CPU_REL_4_10
321
322config ARC_HAS_RTSC
323 bool "Insn: RTSC (64-bit r/o cycle counter)"
324 default y
325 depends on ARC_CPU_REL_4_10
7d0857a5 326 depends on !SMP
cfdbc2e1
VG
327
328endmenu # "ARC CPU Configuration"
329
cfdbc2e1
VG
330config LINUX_LINK_BASE
331 hex "Linux Link Address"
332 default "0x80000000"
333 help
334 ARC700 divides the 32 bit phy address space into two equal halves
335 -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU
336 -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel
337 Typically Linux kernel is linked at the start of untransalted addr,
338 hence the default value of 0x8zs.
339 However some customers have peripherals mapped at this addr, so
340 Linux needs to be scooted a bit.
341 If you don't know what the above means, leave this setting alone.
342
080c3747
VG
343config ARC_CURR_IN_REG
344 bool "Dedicate Register r25 for current_task pointer"
345 default y
346 help
347 This reserved Register R25 to point to Current Task in
348 kernel mode. This saves memory access for each such access
349
2e651ea1 350
1736a56f 351config ARC_EMUL_UNALIGNED
2e651ea1 352 bool "Emulate unaligned memory access (userspace only)"
2e651ea1
VG
353 select SYSCTL_ARCH_UNALIGN_NO_WARN
354 select SYSCTL_ARCH_UNALIGN_ALLOW
355 help
356 This enables misaligned 16 & 32 bit memory access from user space.
357 Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide
358 potential bugs in code
359
cfdbc2e1
VG
360config HZ
361 int "Timer Frequency"
362 default 100
363
cbe056f7
VG
364config ARC_METAWARE_HLINK
365 bool "Support for Metaware debugger assisted Host access"
366 default n
367 help
368 This options allows a Linux userland apps to directly access
369 host file system (open/creat/read/write etc) with help from
370 Metaware Debugger. This can come in handy for Linux-host communication
371 when there is no real usable peripheral such as EMAC.
372
cfdbc2e1
VG
373menuconfig ARC_DBG
374 bool "ARC debugging"
375 default y
376
854a0d95
VG
377config ARC_DW2_UNWIND
378 bool "Enable DWARF specific kernel stack unwind"
379 depends on ARC_DBG
380 default y
381 select KALLSYMS
382 help
383 Compiles the kernel with DWARF unwind information and can be used
384 to get stack backtraces.
385
386 If you say Y here the resulting kernel image will be slightly larger
387 but not slower, and it will give very useful debugging information.
388 If you don't debug the kernel, you can say N, but we may not be able
389 to solve problems without frame unwind information
390
cfdbc2e1
VG
391config ARC_DBG_TLB_PARANOIA
392 bool "Paranoia Checks in Low Level TLB Handlers"
f46121bd 393 depends on ARC_DBG
cfdbc2e1
VG
394 default n
395
396config ARC_DBG_TLB_MISS_COUNT
397 bool "Profile TLB Misses"
398 default n
399 select DEBUG_FS
400 depends on ARC_DBG
401 help
402 Counts number of I and D TLB Misses and exports them via Debugfs
403 The counters can be cleared via Debugfs as well
404
999159a5
VG
405config ARC_BUILTIN_DTB_NAME
406 string "Built in DTB"
407 help
408 Set the name of the DTB to embed in the vmlinux binary
409 Leaving it blank selects the minimal "skeleton" dtb
410
cfdbc2e1
VG
411source "kernel/Kconfig.preempt"
412
5628832f
VG
413menu "Executable file formats"
414source "fs/Kconfig.binfmt"
415endmenu
416
cfdbc2e1
VG
417endmenu # "ARC Architecture Configuration"
418
419source "mm/Kconfig"
420source "net/Kconfig"
421source "drivers/Kconfig"
422source "fs/Kconfig"
423source "arch/arc/Kconfig.debug"
424source "security/Kconfig"
425source "crypto/Kconfig"
426source "lib/Kconfig"
996bad6c 427source "kernel/power/Kconfig"