ARC: Diagnostics: show_regs() etc
[linux-2.6-block.git] / arch / arc / Kconfig
CommitLineData
cfdbc2e1
VG
1#
2# Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
3#
4# This program is free software; you can redistribute it and/or modify
5# it under the terms of the GNU General Public License version 2 as
6# published by the Free Software Foundation.
7#
8
9config ARC
10 def_bool y
11 select ARCH_NO_VIRT_TO_BUS
4adeefe1 12 select CLONE_BACKWARDS
cfdbc2e1
VG
13 # ARC Busybox based initramfs absolutely relies on DEVTMPFS for /dev
14 select DEVTMPFS if !INITRAMFS_SOURCE=""
15 select GENERIC_ATOMIC64
16 select GENERIC_CLOCKEVENTS
17 select GENERIC_FIND_FIRST_BIT
18 # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP
19 select GENERIC_IRQ_SHOW
bf90e1ea
VG
20 select GENERIC_KERNEL_EXECVE
21 select GENERIC_KERNEL_THREAD
cfdbc2e1 22 select GENERIC_PENDING_IRQ if SMP
c3581039 23 select GENERIC_SIGALTSTACK
cfdbc2e1 24 select GENERIC_SMP_IDLE_THREAD
547f1125 25 select HAVE_ARCH_TRACEHOOK
cfdbc2e1 26 select HAVE_GENERIC_HARDIRQS
c121c506 27 select HAVE_MEMBLOCK
769bc1fd 28 select HAVE_OPROFILE
999159a5 29 select IRQ_DOMAIN
cfdbc2e1 30 select MODULES_USE_ELF_RELA
c121c506 31 select NO_BOOTMEM
999159a5
VG
32 select OF
33 select OF_EARLY_FLATTREE
cfdbc2e1
VG
34
35config SCHED_OMIT_FRAME_POINTER
36 def_bool y
37
38config GENERIC_CSUM
39 def_bool y
40
41config RWSEM_GENERIC_SPINLOCK
42 def_bool y
43
44config ARCH_FLATMEM_ENABLE
45 def_bool y
46
47config MMU
48 def_bool y
49
50config NO_IOPORT
51 def_bool y
52
53config GENERIC_CALIBRATE_DELAY
54 def_bool y
55
56config GENERIC_HWEIGHT
57 def_bool y
58
59config BINFMT_ELF
60 def_bool y
61
62config HAVE_LATENCYTOP_SUPPORT
63 def_bool y
64
65config NO_DMA
66 def_bool n
67
68source "init/Kconfig"
69source "kernel/Kconfig.freezer"
70
71menu "ARC Architecture Configuration"
72
73choice
74 prompt "ARC Platform"
75 default ARC_PLAT_FPGA_LEGACY
76
77config ARC_PLAT_FPGA_LEGACY
78 bool "\"Legacy\" ARC FPGA dev platform"
79 help
80 Support for ARC development platforms, provided by Synopsys.
81 These are based on FPGA or ISS. e.g.
82 - ARCAngel4
83 - ML509
84 - MetaWare ISS
85
86#New platform adds here
87endchoice
88
89menu "ARC CPU Configuration"
90
91choice
92 prompt "ARC Core"
93 default ARC_CPU_770
94
95config ARC_CPU_750D
96 bool "ARC750D"
97 help
98 Support for ARC750 core
99
100config ARC_CPU_770
101 bool "ARC770"
102 select ARC_CPU_REL_4_10
103 help
104 Support for ARC770 core introduced with Rel 4.10 (Summer 2011)
105 This core has a bunch of cool new features:
106 -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
107 Shared Address Spaces (for sharing TLB entires in MMU)
108 -Caches: New Prog Model, Region Flush
109 -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr
110
111endchoice
112
113config CPU_BIG_ENDIAN
114 bool "Enable Big Endian Mode"
115 default n
116 help
117 Build kernel for Big Endian Mode of ARC CPU
118
119menuconfig ARC_CACHE
120 bool "Enable Cache Support"
121 default y
122
123if ARC_CACHE
124
125config ARC_CACHE_LINE_SHIFT
126 int "Cache Line Length (as power of 2)"
127 range 5 7
128 default "6"
129 help
130 Starting with ARC700 4.9, Cache line length is configurable,
131 This option specifies "N", with Line-len = 2 power N
132 So line lengths of 32, 64, 128 are specified by 5,6,7, respectively
133 Linux only supports same line lengths for I and D caches.
134
135config ARC_HAS_ICACHE
136 bool "Use Instruction Cache"
137 default y
138
139config ARC_HAS_DCACHE
140 bool "Use Data Cache"
141 default y
142
143config ARC_CACHE_PAGES
144 bool "Per Page Cache Control"
145 default y
146 depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE
147 help
148 This can be used to over-ride the global I/D Cache Enable on a
149 per-page basis (but only for pages accessed via MMU such as
150 Kernel Virtual address or User Virtual Address)
151 TLB entries have a per-page Cache Enable Bit.
152 Note that Global I/D ENABLE + Per Page DISABLE works but corollary
153 Global DISABLE + Per Page ENABLE won't work
154
155endif #ARC_CACHE
156
157config ARC_HAS_HW_MPY
158 bool "Use Hardware Multiplier (Normal or Faster XMAC)"
159 default y
160 help
161 Influences how gcc generates code for MPY operations.
162 If enabled, MPYxx insns are generated, provided by Standard/XMAC
163 Multipler. Otherwise software multipy lib is used
164
165choice
166 prompt "ARC700 MMU Version"
167 default ARC_MMU_V3 if ARC_CPU_770
168 default ARC_MMU_V2 if ARC_CPU_750D
169
170config ARC_MMU_V1
171 bool "MMU v1"
172 help
173 Orig ARC700 MMU
174
175config ARC_MMU_V2
176 bool "MMU v2"
177 help
178 Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio
179 when 2 D-TLB and 1 I-TLB entries index into same 2way set.
180
181config ARC_MMU_V3
182 bool "MMU v3"
183 depends on ARC_CPU_770
184 help
185 Introduced with ARC700 4.10: New Features
186 Variable Page size (1k-16k), var JTLB size 128 x (2 or 4)
187 Shared Address Spaces (SASID)
188
189endchoice
190
191
192choice
193 prompt "MMU Page Size"
194 default ARC_PAGE_SIZE_8K
195
196config ARC_PAGE_SIZE_8K
197 bool "8KB"
198 help
199 Choose between 8k vs 16k
200
201config ARC_PAGE_SIZE_16K
202 bool "16KB"
203 depends on ARC_MMU_V3
204
205config ARC_PAGE_SIZE_4K
206 bool "4KB"
207 depends on ARC_MMU_V3
208
209endchoice
210
4788a594
VG
211config ARC_COMPACT_IRQ_LEVELS
212 bool "ARCompact IRQ Priorities: High(2)/Low(1)"
213 default n
214 # Timer HAS to be high priority, for any other high priority config
215 select ARC_IRQ3_LV2
216
217if ARC_COMPACT_IRQ_LEVELS
218
219config ARC_IRQ3_LV2
220 bool
221
222config ARC_IRQ5_LV2
223 bool
224
225config ARC_IRQ6_LV2
226 bool
227
228endif
229
cfdbc2e1
VG
230config ARC_FPU_SAVE_RESTORE
231 bool "Enable FPU state persistence across context switch"
232 default n
233 help
234 Double Precision Floating Point unit had dedictaed regs which
235 need to be saved/restored across context-switch.
236 Note that ARC FPU is overly simplistic, unlike say x86, which has
237 hardware pieces to allow software to conditionally save/restore,
238 based on actual usage of FPU by a task. Thus our implemn does
239 this for all tasks in system.
240
241menuconfig ARC_CPU_REL_4_10
242 bool "Enable support for Rel 4.10 features"
243 default n
244 help
245 -ARC770 (and dependent features) enabled
246 -ARC750 also shares some of the new features with 770
247
248config ARC_HAS_LLSC
249 bool "Insn: LLOCK/SCOND (efficient atomic ops)"
250 default y
251 depends on ARC_CPU_770
252 # if SMP, enable LLSC ONLY if ARC implementation has coherent atomics
253 depends on !SMP || ARC_HAS_COH_LLSC
254
255config ARC_HAS_SWAPE
256 bool "Insn: SWAPE (endian-swap)"
257 default y
258 depends on ARC_CPU_REL_4_10
259
260config ARC_HAS_RTSC
261 bool "Insn: RTSC (64-bit r/o cycle counter)"
262 default y
263 depends on ARC_CPU_REL_4_10
264
265endmenu # "ARC CPU Configuration"
266
267menu "Platform Board Configuration"
268
269source "arch/arc/plat-arcfpga/Kconfig"
270
271#New platform adds here
272
cfdbc2e1
VG
273config LINUX_LINK_BASE
274 hex "Linux Link Address"
275 default "0x80000000"
276 help
277 ARC700 divides the 32 bit phy address space into two equal halves
278 -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU
279 -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel
280 Typically Linux kernel is linked at the start of untransalted addr,
281 hence the default value of 0x8zs.
282 However some customers have peripherals mapped at this addr, so
283 Linux needs to be scooted a bit.
284 If you don't know what the above means, leave this setting alone.
285
cfdbc2e1
VG
286endmenu # "Platform Board Configuration"
287
080c3747
VG
288config ARC_CURR_IN_REG
289 bool "Dedicate Register r25 for current_task pointer"
290 default y
291 help
292 This reserved Register R25 to point to Current Task in
293 kernel mode. This saves memory access for each such access
294
cfdbc2e1
VG
295config ARC_STACK_NONEXEC
296 bool "Make stack non-executable"
297 default n
298 help
299 To disable the execute permissions of stack/heap of processes
300 which are enabled by default.
301
302config HZ
303 int "Timer Frequency"
304 default 100
305
306menuconfig ARC_DBG
307 bool "ARC debugging"
308 default y
309
310config ARC_DBG_TLB_PARANOIA
311 bool "Paranoia Checks in Low Level TLB Handlers"
312 depends on ARC_DBG
313 default n
314
315config ARC_DBG_TLB_MISS_COUNT
316 bool "Profile TLB Misses"
317 default n
318 select DEBUG_FS
319 depends on ARC_DBG
320 help
321 Counts number of I and D TLB Misses and exports them via Debugfs
322 The counters can be cleared via Debugfs as well
323
324config CMDLINE
325 string "Kernel command line to built-in"
326 default "print-fatal-signals=1"
327 help
328 The default command line which will be appended to the optional
329 u-boot provided command line (see below)
330
331config CMDLINE_UBOOT
332 bool "Support U-boot kernel command line passing"
333 default n
334 help
335 If you are using U-boot (www.denx.de) and wish to pass the kernel
336 command line from the U-boot environment to the Linux kernel then
337 switch this option on.
338 ARC U-boot will setup the cmdline in RAM/flash and set r2 to point
339 to it. kernel startup code will copy the string into cmdline buffer
340 and also append CONFIG_CMDLINE.
341
999159a5
VG
342config ARC_BUILTIN_DTB_NAME
343 string "Built in DTB"
344 help
345 Set the name of the DTB to embed in the vmlinux binary
346 Leaving it blank selects the minimal "skeleton" dtb
347
cfdbc2e1
VG
348source "kernel/Kconfig.preempt"
349
350endmenu # "ARC Architecture Configuration"
351
352source "mm/Kconfig"
353source "net/Kconfig"
354source "drivers/Kconfig"
355source "fs/Kconfig"
356source "arch/arc/Kconfig.debug"
357source "security/Kconfig"
358source "crypto/Kconfig"
359source "lib/Kconfig"